upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
22 lines
618 B
22 lines
618 B
15 years ago
|
/*
|
||
|
|
* Common Blackfin memory map
|
||
|
|
*
|
||
|
|
* Copyright 2004-2009 Analog Devices Inc.
|
||
|
|
* Licensed under the GPL-2 or later.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __BF52X_MEM_MAP_H__
|
||
|
|
#define __BF52X_MEM_MAP_H__
|
||
|
|
|
||
|
|
#define L1_DATA_A_SRAM (0xFF800000)
|
||
|
|
#define L1_DATA_A_SRAM_SIZE (0x4000)
|
||
|
|
#define L1_DATA_A_SRAM_END (L1_DATA_A_SRAM + L1_DATA_A_SRAM_SIZE)
|
||
|
|
#define L1_DATA_B_SRAM (0xFF900000)
|
||
|
|
#define L1_DATA_B_SRAM_SIZE (0x4000)
|
||
|
|
#define L1_DATA_B_SRAM_END (L1_DATA_B_SRAM + L1_DATA_B_SRAM_SIZE)
|
||
|
|
#define L1_INST_SRAM (0xFFA00000)
|
||
|
|
#define L1_INST_SRAM_SIZE (0xC000)
|
||
|
|
#define L1_INST_SRAM_END (L1_INST_SRAM + L1_INST_SRAM_SIZE)
|
||
|
|
|
||
|
|
#endif
|