upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
74 lines
2.0 KiB
74 lines
2.0 KiB
17 years ago
|
/*
|
||
|
|
*
|
||
|
|
* (c) 2007 Pengutronix, Sascha Hauer <s.hauer@pengutronix.de>
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
|
* MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
|
||
|
|
#include <common.h>
|
||
|
|
#include <asm/arch/mx31.h>
|
||
|
|
#include <asm/arch/mx31-regs.h>
|
||
|
|
|
||
|
|
DECLARE_GLOBAL_DATA_PTR;
|
||
|
|
|
||
|
|
int dram_init (void)
|
||
|
|
{
|
||
|
|
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
|
||
|
|
gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
|
||
|
|
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
int board_init (void)
|
||
|
|
{
|
||
|
|
__REG(CSCR_U(0)) = 0x0000cf03; /* CS0: Nor Flash */
|
||
|
|
__REG(CSCR_L(0)) = 0x10000d03;
|
||
|
|
__REG(CSCR_A(0)) = 0x00720900;
|
||
|
|
|
||
|
|
__REG(CSCR_U(1)) = 0x0000df06; /* CS1: Network Controller */
|
||
|
|
__REG(CSCR_L(1)) = 0x444a4541;
|
||
|
|
__REG(CSCR_A(1)) = 0x44443302;
|
||
|
|
|
||
|
|
__REG(CSCR_U(4)) = 0x0000d843; /* CS4: SRAM */
|
||
|
|
__REG(CSCR_L(4)) = 0x22252521;
|
||
|
|
__REG(CSCR_A(4)) = 0x22220a00;
|
||
|
|
|
||
|
|
/* setup pins for UART1 */
|
||
|
|
mx31_gpio_mux(MUX_RXD1__UART1_RXD_MUX);
|
||
|
|
mx31_gpio_mux(MUX_TXD1__UART1_TXD_MUX);
|
||
|
|
mx31_gpio_mux(MUX_RTS1__UART1_RTS_B);
|
||
|
|
mx31_gpio_mux(MUX_RTS1__UART1_CTS_B);
|
||
|
|
|
||
|
|
/* setup pins for I2C2 (for EEPROM, RTC) */
|
||
|
|
mx31_gpio_mux(MUX_CSPI2_MOSI__I2C2_SCL);
|
||
|
|
mx31_gpio_mux(MUX_CSPI2_MISO__I2C2_SCL);
|
||
|
|
|
||
|
|
gd->bd->bi_arch_number = 447; /* board id for linux */
|
||
|
|
gd->bd->bi_boot_params = (0x80000100); /* adress of boot parameters */
|
||
|
|
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
int checkboard (void)
|
||
|
|
{
|
||
|
|
printf("Board: Phytec phyCore i.MX31\n");
|
||
|
|
return 0;
|
||
|
|
}
|