upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
120 lines
3.2 KiB
120 lines
3.2 KiB
16 years ago
|
/*
|
||
|
* pci.c -- esd VME8349 PCI board support.
|
||
|
* Copyright (c) 2006 Wind River Systems, Inc.
|
||
|
* Copyright (C) 2006-2009 Freescale Semiconductor, Inc.
|
||
|
*
|
||
|
* Based on MPC8349 PCI support but w/o PIB related code.
|
||
|
*
|
||
|
* See file CREDITS for list of people who contributed to this
|
||
|
* project.
|
||
|
*
|
||
|
* This program is free software; you can redistribute it and/or
|
||
|
* modify it under the terms of the GNU General Public License as
|
||
|
* published by the Free Software Foundation; either version 2 of
|
||
|
* the License, or (at your option) any later version.
|
||
|
*
|
||
|
* This program is distributed in the hope that it will be useful,
|
||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
* GNU General Public License for more details.
|
||
|
*
|
||
|
* You should have received a copy of the GNU General Public License
|
||
|
* along with this program; if not, write to the Free Software
|
||
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
* MA 02111-1307 USA
|
||
|
*
|
||
|
*/
|
||
|
|
||
|
#include <asm/mmu.h>
|
||
|
#include <asm/io.h>
|
||
|
#include <common.h>
|
||
|
#include <mpc83xx.h>
|
||
|
#include <pci.h>
|
||
|
#include <i2c.h>
|
||
|
#include <asm/fsl_i2c.h>
|
||
|
|
||
|
DECLARE_GLOBAL_DATA_PTR;
|
||
|
|
||
|
static struct pci_region pci1_regions[] = {
|
||
|
{
|
||
|
bus_start: CONFIG_SYS_PCI1_MEM_BASE,
|
||
|
phys_start: CONFIG_SYS_PCI1_MEM_PHYS,
|
||
|
size: CONFIG_SYS_PCI1_MEM_SIZE,
|
||
|
flags: PCI_REGION_MEM | PCI_REGION_PREFETCH
|
||
|
},
|
||
|
{
|
||
|
bus_start: CONFIG_SYS_PCI1_IO_BASE,
|
||
|
phys_start: CONFIG_SYS_PCI1_IO_PHYS,
|
||
|
size: CONFIG_SYS_PCI1_IO_SIZE,
|
||
|
flags: PCI_REGION_IO
|
||
|
},
|
||
|
{
|
||
|
bus_start: CONFIG_SYS_PCI1_MMIO_BASE,
|
||
|
phys_start: CONFIG_SYS_PCI1_MMIO_PHYS,
|
||
|
size: CONFIG_SYS_PCI1_MMIO_SIZE,
|
||
|
flags: PCI_REGION_MEM
|
||
|
},
|
||
|
};
|
||
|
|
||
|
/*
|
||
|
* pci_init_board()
|
||
|
*
|
||
|
* NOTICE: PCI2 is not supported. There is only one
|
||
|
* physical PCI slot on the board.
|
||
|
*
|
||
|
*/
|
||
|
void
|
||
|
pci_init_board(void)
|
||
|
{
|
||
|
volatile immap_t *immr = (volatile immap_t *)CONFIG_SYS_IMMR;
|
||
|
volatile clk83xx_t *clk = (volatile clk83xx_t *)&immr->clk;
|
||
|
volatile law83xx_t *pci_law = immr->sysconf.pcilaw;
|
||
|
struct pci_region *reg[] = { pci1_regions };
|
||
|
u8 reg8;
|
||
|
int monarch = 0;
|
||
|
|
||
|
i2c_set_bus_num(1);
|
||
|
/* Read the PCI_M66EN jumper setting */
|
||
|
if ((i2c_read(CONFIG_SYS_I2C_8574_ADDR2, 0, 0, ®8, 1) == 0) ||
|
||
|
(i2c_read(0x38 , 0, 0, ®8, 1) == 0)) {
|
||
|
if (reg8 & 0x40) {
|
||
|
clk->occr = 0xff000000; /* 66 MHz PCI */
|
||
|
printf("PCI: 66MHz\n");
|
||
|
} else {
|
||
|
clk->occr = 0xffff0003; /* 33 MHz PCI */
|
||
|
printf("PCI: 33MHz\n");
|
||
|
}
|
||
|
if (((reg8 & 0x01) == 0) || ((reg8 & 0x02) == 0))
|
||
|
monarch = 1;
|
||
|
} else {
|
||
|
clk->occr = 0xffff0003; /* 33 MHz PCI */
|
||
|
printf("PCI: 33MHz (I2C read failed)\n");
|
||
|
}
|
||
|
udelay(2000);
|
||
|
|
||
|
/*
|
||
|
* Assert/deassert PCI reset
|
||
|
*/
|
||
|
setbits_be32(&immr->gpio[0].dat, 0x00800000);
|
||
|
setbits_be32(&immr->gpio[0].dir, 0x00800000);
|
||
|
setbits_be32(&immr->gpio[1].dir, 0x08800000);
|
||
|
udelay(200);
|
||
|
setbits_be32(&immr->gpio[1].dat, 0x08000000);
|
||
|
udelay(200);
|
||
|
setbits_be32(&immr->gpio[1].dat, 0x08800000);
|
||
|
udelay(600000);
|
||
|
clrbits_be32(&immr->gpio[1].dat, 0x00100000);
|
||
|
|
||
|
/* Configure PCI Local Access Windows */
|
||
|
pci_law[0].bar = CONFIG_SYS_PCI1_MEM_PHYS & LAWBAR_BAR;
|
||
|
pci_law[0].ar = LAWAR_EN | LAWAR_SIZE_1G;
|
||
|
|
||
|
pci_law[1].bar = CONFIG_SYS_PCI1_IO_PHYS & LAWBAR_BAR;
|
||
|
pci_law[1].ar = LAWAR_EN | LAWAR_SIZE_4M;
|
||
|
|
||
|
udelay(2000);
|
||
|
|
||
|
if (monarch == 0)
|
||
|
mpc83xx_pci_init(1, reg, 0);
|
||
|
}
|