upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
65 lines
2.5 KiB
65 lines
2.5 KiB
17 years ago
|
/*
|
||
|
|
* Copyright 2008 Freescale Semiconductor, Inc.
|
||
|
|
*
|
||
|
|
* (C) Copyright 2000
|
||
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
|
* MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <common.h>
|
||
|
|
#include <asm/fsl_law.h>
|
||
|
|
#include <asm/mmu.h>
|
||
|
|
|
||
|
|
/*
|
||
|
|
* LAW(Local Access Window) configuration:
|
||
|
|
*
|
||
|
|
* 0x0000_0000 0x7fff_ffff DDR 2G
|
||
|
|
* 0x8000_0000 0x9fff_ffff PCI1 MEM 512M
|
||
|
|
* 0xa000_0000 0xbfff_ffff PCI2 MEM 512M
|
||
|
|
* 0xc000_0000 0xdfff_ffff RapidIO 512M
|
||
|
|
* 0xe200_0000 0xe2ff_ffff PCI1 IO 16M
|
||
|
|
* 0xe300_0000 0xe3ff_ffff PCI2 IO 16M
|
||
|
|
* 0xf800_0000 0xf80f_ffff CCSRBAR 1M
|
||
|
|
* 0xf810_0000 0xf81f_ffff PIXIS 1M
|
||
|
|
* 0xfe00_0000 0xffff_ffff FLASH (boot bank) 32M
|
||
|
|
*
|
||
|
|
* Notes:
|
||
|
|
* CCSRBAR don't need a configured Local Access Window.
|
||
|
|
* If flash is 8M at default position (last 8M), no LAW needed.
|
||
|
|
*/
|
||
|
|
|
||
|
|
struct law_entry law_table[] = {
|
||
|
|
#if !defined(CONFIG_SPD_EEPROM)
|
||
|
|
SET_LAW_ENTRY(1, CFG_DDR_SDRAM_BASE, LAW_SIZE_256M, LAW_TRGT_IF_DDR_1),
|
||
|
|
#endif
|
||
|
|
SET_LAW_ENTRY(2, CFG_PCI1_MEM_BASE, LAW_SIZE_512M, LAW_TRGT_IF_PCI_1),
|
||
|
|
SET_LAW_ENTRY(3, CFG_PCI2_MEM_BASE, LAW_SIZE_512M, LAW_TRGT_IF_PCI_2),
|
||
|
|
SET_LAW_ENTRY(4, PIXIS_BASE, LAW_SIZE_2M, LAW_TRGT_IF_LBC),
|
||
|
|
SET_LAW_ENTRY(5, CFG_PCI1_IO_PHYS, LAW_SIZE_16M, LAW_TRGT_IF_PCI_1),
|
||
|
|
SET_LAW_ENTRY(6, CFG_PCI2_IO_PHYS, LAW_SIZE_16M, LAW_TRGT_IF_PCI_2),
|
||
|
|
SET_LAW_ENTRY(7, (CFG_FLASH_BASE & 0xfe000000), LAW_SIZE_32M, LAW_TRGT_IF_LBC),
|
||
|
|
#if !defined(CONFIG_SPD_EEPROM)
|
||
|
|
SET_LAW_ENTRY(8, CFG_DDR_SDRAM_BASE, LAW_SIZE_256M, LAW_TRGT_IF_DDR_2),
|
||
|
|
#endif
|
||
|
|
SET_LAW_ENTRY(9, CFG_RIO_MEM_PHYS, LAW_SIZE_512M, LAW_TRGT_IF_RIO)
|
||
|
|
};
|
||
|
|
|
||
|
|
int num_law_entries = ARRAY_SIZE(law_table);
|