upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
104 lines
3.8 KiB
104 lines
3.8 KiB
20 years ago
|
/*
|
||
|
|
* i2cCore.h
|
||
|
|
*
|
||
|
|
* Prototypes, etc. for the Motorola MPC8220
|
||
|
|
* embedded cpu chips
|
||
|
|
*
|
||
|
|
* 2004 (c) Freescale, Inc.
|
||
|
|
* Author: TsiChung Liew <Tsi-Chung.Liew@freescale.com>
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
|
* MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
#ifndef __INCi2ccoreh
|
||
|
|
#define __INCi2ccoreh
|
||
|
|
#ifndef __ASSEMBLY__
|
||
|
|
/* device types */
|
||
|
|
#define I2C_DEVICE_TYPE_EEPROM 0
|
||
|
|
#define I2C_EEPROM_ADRS 0xa0
|
||
|
|
#define I2C_CTRL_ADRS I2C_EEPROM_ADRS
|
||
|
|
#define EEPROM_ADDR0 0xA2 /* on Dimm SPD eeprom */
|
||
|
|
#define EEPROM_ADDR1 0xA4 /* on Board SPD eeprom */
|
||
|
|
#define EEPROM_ADDR2 0xD2 /* non-standard eeprom - clock generator */
|
||
|
|
/* Control Register */
|
||
|
|
#define I2C_CTL_EN 0x80 /* I2C Enable */
|
||
|
|
#define I2C_CTL_IEN 0x40 /* I2C Interrupt Enable */
|
||
|
|
#define I2C_CTL_STA 0x20 /* Master/Slave Mode select */
|
||
|
|
#define I2C_CTL_TX 0x10 /* Transmit/Receive Mode Select */
|
||
|
|
#define I2C_CTL_TXAK 0x08 /* Transmit Acknowledge Enable */
|
||
|
|
#define I2C_CTL_RSTA 0x04 /* Repeat Start */
|
||
|
|
/* Status Register */
|
||
|
|
#define I2C_STA_CF 0x80 /* Data Transfer */
|
||
|
|
#define I2C_STA_AAS 0x40 /* Adressed As Slave */
|
||
|
|
#define I2C_STA_BB 0x20 /* Bus Busy */
|
||
|
|
#define I2C_STA_AL 0x10 /* Arbitration Lost */
|
||
|
|
#define I2C_STA_SRW 0x04 /* Slave Read/Write */
|
||
|
|
#define I2C_STA_IF 0x02 /* I2C Interrupt */
|
||
|
|
#define I2C_STA_RXAK 0x01 /* Receive Acknowledge */
|
||
|
|
/* Interrupt Contol Register */
|
||
|
|
#define I2C_INT_BNBE2 0x80 /* Bus Not Busy Enable 2 */
|
||
|
|
#define I2C_INT_TE2 0x40 /* Transmit Enable 2 */
|
||
|
|
#define I2C_INT_RE2 0x20 /* Receive Enable 2 */
|
||
|
|
#define I2C_INT_IE2 0x10 /* Interrupt Enable 2 */
|
||
|
|
#define I2C_INT_BNBE1 0x08 /* Bus Not Busy Enable 1 */
|
||
|
|
#define I2C_INT_TE1 0x04 /* Transmit Enable 1 */
|
||
|
|
#define I2C_INT_RE1 0x02 /* Receive Enable 1 */
|
||
|
|
#define I2C_INT_IE1 0x01 /* Interrupt Enable 1 */
|
||
|
|
#define I2C_POLL_COUNT 0x100000
|
||
|
|
#define I2C_ENABLE 0x00000001
|
||
|
|
#define I2C_DISABLE 0x00000002
|
||
|
|
#define I2C_START 0x00000004
|
||
|
|
#define I2C_REPSTART 0x00000008
|
||
|
|
#define I2C_STOP 0x00000010
|
||
|
|
#define I2C_BITRATE 0x00000020
|
||
|
|
#define I2C_SLAVEADR 0x00000040
|
||
|
|
#define I2C_STARTADR 0x00000080
|
||
|
|
#undef TWOBYTES
|
||
|
|
typedef struct i2c_settings {
|
||
|
|
/* Device settings */
|
||
|
|
int bit_rate; /* Device bit rate */
|
||
|
|
u8 i2c_adr; /* I2C address */
|
||
|
|
u8 slv_adr; /* Slave address */
|
||
|
|
#ifdef TWOBYTES
|
||
|
|
u16 str_adr; /* Start address */
|
||
|
|
#else
|
||
|
|
u8 str_adr; /* Start address */
|
||
|
|
#endif
|
||
|
|
int xfer_size; /* Transfer Size */
|
||
|
|
|
||
|
|
int bI2c_en; /* Enable or Disable */
|
||
|
|
int cmdFlag; /* I2c Command Flags */
|
||
|
|
} i2cset_t;
|
||
|
|
|
||
|
|
/*
|
||
|
|
int check_status(PSI2C pi2c, u8 sta_bit, u8 truefalse);
|
||
|
|
int i2c_enable(PSI2C pi2c, PI2CSET pi2cSet);
|
||
|
|
int i2c_disable(PSI2C pi2c);
|
||
|
|
int i2c_start(PSI2C pi2c, PI2CSET pi2cSet);
|
||
|
|
int i2c_stop(PSI2C pi2c);
|
||
|
|
int i2c_clear(PSI2C pi2c);
|
||
|
|
int i2c_readblock (PSI2C pi2c, PI2CSET pi2cSet, u8 *Data);
|
||
|
|
int i2c_writeblock (PSI2C pi2c, PI2CSET pi2cSet, u8 *Data);
|
||
|
|
int i2c_readbyte(PSI2C pi2c, u8 *readb, int *index);
|
||
|
|
int i2c_writebyte(PSI2C pi2c, u8 *writeb);
|
||
|
|
int SetI2cFDR( PSI2C pi2cRegs, int bitrate );
|
||
|
|
*/
|
||
|
|
#endif /* __ASSEMBLY__ */
|
||
|
|
|
||
|
|
#endif /* __INCi2ccoreh */
|