upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
24 lines
543 B
24 lines
543 B
10 years ago
|
/*
|
||
|
|
* Copyright (C) 2013-2014 Synopsys, Inc. All rights reserved.
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: GPL-2.0+
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __ASM_ARC_CACHE_H
|
||
|
|
#define __ASM_ARC_CACHE_H
|
||
|
|
|
||
|
|
#include <config.h>
|
||
|
|
|
||
|
|
/*
|
||
|
|
* The current upper bound for ARC L1 data cache line sizes is 128 bytes.
|
||
|
|
* We use that value for aligning DMA buffers unless the board config has
|
||
|
|
* specified an alternate cache line size.
|
||
|
|
*/
|
||
|
|
#ifdef CONFIG_SYS_CACHELINE_SIZE
|
||
|
|
#define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE
|
||
|
|
#else
|
||
|
|
#define ARCH_DMA_MINALIGN 128
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif /* __ASM_ARC_CACHE_H */
|