|
|
|
|
/*
|
|
|
|
|
* (C) Copyright 2008
|
|
|
|
|
* Stefan Roese, DENX Software Engineering, sr@denx.de.
|
|
|
|
|
*
|
|
|
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <asm-offsets.h>
|
|
|
|
|
#include <ppc_asm.tmpl>
|
|
|
|
|
#include <config.h>
|
|
|
|
|
#include <asm/mmu.h>
|
|
|
|
|
|
|
|
|
|
/**************************************************************************
|
|
|
|
|
* TLB TABLE
|
|
|
|
|
*
|
|
|
|
|
* This table is used by the cpu boot code to setup the initial tlb
|
|
|
|
|
* entries. Rather than make broad assumptions in the cpu source tree,
|
|
|
|
|
* this table lets each board set things up however they like.
|
|
|
|
|
*
|
|
|
|
|
* Pointer to the table is returned in r1
|
|
|
|
|
*
|
|
|
|
|
*************************************************************************/
|
|
|
|
|
.section .bootpg,"ax"
|
|
|
|
|
.globl tlbtab
|
|
|
|
|
|
|
|
|
|
tlbtab:
|
|
|
|
|
tlbtab_start
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* BOOT_CS (FLASH) must be first. Before relocation SA_I can be off to
|
|
|
|
|
* use the speed up boot process. It is patched after relocation to
|
|
|
|
|
* enable SA_I
|
|
|
|
|
*/
|
|
|
|
|
tlbentry(CONFIG_SYS_BOOT_BASE_ADDR, SZ_16M, CONFIG_SYS_BOOT_BASE_ADDR, 4, AC_RWX | SA_G) /* TLB 0 */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* TLB entries for SDRAM are not needed on this platform.
|
|
|
|
|
* They are dynamically generated in the SPD DDR(2) detection
|
|
|
|
|
* routine.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_SYS_INIT_RAM_DCACHE
|
|
|
|
|
/* TLB-entry for init-ram in dcache (SA_I must be turned off!) */
|
|
|
|
|
tlbentry(CONFIG_SYS_INIT_RAM_ADDR, SZ_4K, CONFIG_SYS_INIT_RAM_ADDR, 0, AC_RWX | SA_G)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
tlbentry(CONFIG_SYS_PCI_BASE, SZ_256M, 0x00000000, 0xC, AC_RW | SA_IG)
|
|
|
|
|
tlbentry(CONFIG_SYS_PCI_MEMBASE, SZ_256M, 0x20000000, 0xC, AC_RW | SA_IG)
|
|
|
|
|
tlbentry(CONFIG_SYS_PCIE_MEMBASE, SZ_256M, 0xB0000000, 0xD, AC_RW | SA_IG)
|
|
|
|
|
|
|
|
|
|
tlbentry(CONFIG_SYS_PCIE0_CFGBASE, SZ_16M, 0x00000000, 0xD, AC_RW | SA_IG)
|
|
|
|
|
tlbentry(CONFIG_SYS_PCIE1_CFGBASE, SZ_16M, 0x20000000, 0xD, AC_RW | SA_IG)
|
|
|
|
|
tlbentry(CONFIG_SYS_PCIE0_XCFGBASE, SZ_1K, 0x10000000, 0xD, AC_RW | SA_IG)
|
|
|
|
|
tlbentry(CONFIG_SYS_PCIE1_XCFGBASE, SZ_1K, 0x30000000, 0xD, AC_RW | SA_IG)
|
|
|
|
|
|
|
|
|
|
/* PCIe UTL register */
|
|
|
|
|
tlbentry(CONFIG_SYS_PCIE_BASE, SZ_16K, 0x08010000, 0xC, AC_RW | SA_IG)
|
|
|
|
|
|
|
|
|
|
#if !defined(CONFIG_ARCHES)
|
|
|
|
|
/* TLB-entry for NAND */
|
|
|
|
|
tlbentry(CONFIG_SYS_NAND_ADDR, SZ_1K, CONFIG_SYS_NAND_ADDR, 4, AC_RWX | SA_IG)
|
|
|
|
|
|
|
|
|
|
/* TLB-entry for CPLD */
|
|
|
|
|
tlbentry(CONFIG_SYS_BCSR_BASE, SZ_1K, CONFIG_SYS_BCSR_BASE, 4, AC_RW | SA_IG)
|
|
|
|
|
#else
|
|
|
|
|
/* TLB-entry for FPGA */
|
|
|
|
|
tlbentry(CONFIG_SYS_FPGA_BASE, SZ_16M, CONFIG_SYS_FPGA_BASE, 4, AC_RW | SA_IG)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* TLB-entry for OCM */
|
|
|
|
|
tlbentry(CONFIG_SYS_OCM_BASE, SZ_1M, 0x00000000, 4, AC_RWX | SA_I)
|
|
|
|
|
|
|
|
|
|
/* TLB-entry for Local Configuration registers => peripherals */
|
|
|
|
|
tlbentry(CONFIG_SYS_LOCAL_CONF_REGS, SZ_16M, CONFIG_SYS_LOCAL_CONF_REGS, 4, AC_RWX | SA_IG)
|
|
|
|
|
|
|
|
|
|
/* AHB: Internal USB Peripherals (USB, SATA) */
|
|
|
|
|
tlbentry(CONFIG_SYS_AHB_BASE, SZ_1M, 0xbff00000, 4, AC_RWX | SA_IG)
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_RAPIDIO)
|
|
|
|
|
/* TLB-entries for RapidIO (SRIO) */
|
|
|
|
|
tlbentry(CONFIG_SYS_SRGPL0_REG_BAR, SZ_16M, CONFIG_SYS_SRGPL0_REG_BAR,
|
|
|
|
|
0xD, AC_RW | SA_IG)
|
|
|
|
|
tlbentry(CONFIG_SYS_SRGPL0_CFG_BAR, SZ_16M, CONFIG_SYS_SRGPL0_CFG_BAR,
|
|
|
|
|
0xD, AC_RW | SA_IG)
|
|
|
|
|
tlbentry(CONFIG_SYS_SRGPL0_MNT_BAR, SZ_16M, CONFIG_SYS_SRGPL0_MNT_BAR,
|
|
|
|
|
0xD, AC_RW | SA_IG)
|
|
|
|
|
tlbentry(CONFIG_SYS_I2ODMA_BASE, SZ_1K, 0x00100000,
|
|
|
|
|
0x4, AC_RW | SA_IG)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
tlbtab_end
|
