upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
99 lines
1.9 KiB
99 lines
1.9 KiB
16 years ago
|
/*
|
||
|
|
* Copyright (C) 2007,2008 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
|
||
|
|
* Copyright (C) 2008 Renesas Solutions Corp.
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
|
* MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <common.h>
|
||
|
|
#include <command.h>
|
||
|
|
#include <asm/processor.h>
|
||
|
|
#include <asm/io.h>
|
||
|
|
|
||
|
|
#define STBCR4 0xFFFE040C
|
||
|
|
#define cmt_clock_enable() do {\
|
||
|
|
writeb(readb(STBCR4) & ~0x04, STBCR4);\
|
||
|
|
} while (0)
|
||
|
|
#define scif0_enable() do {\
|
||
|
|
writeb(readb(STBCR4) & ~0x80, STBCR4);\
|
||
|
|
} while (0)
|
||
|
|
|
||
|
|
int checkcpu(void)
|
||
|
|
{
|
||
|
|
#if defined(CONFIG_SH2A)
|
||
|
|
puts("CPU: SH2A\n");
|
||
|
|
#else
|
||
|
|
puts("CPU: SH2\n");
|
||
|
|
#endif
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
int cpu_init(void)
|
||
|
|
{
|
||
|
|
/* SCIF enable */
|
||
|
|
scif0_enable();
|
||
|
|
/* CMT clock enable */
|
||
|
|
cmt_clock_enable() ;
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
int cleanup_before_linux(void)
|
||
|
|
{
|
||
|
|
disable_interrupts();
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
|
||
|
|
{
|
||
|
|
disable_interrupts();
|
||
|
|
reset_cpu(0);
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
void flush_cache(unsigned long addr, unsigned long size)
|
||
|
|
{
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
void icache_enable(void)
|
||
|
|
{
|
||
|
|
}
|
||
|
|
|
||
|
|
void icache_disable(void)
|
||
|
|
{
|
||
|
|
}
|
||
|
|
|
||
|
|
int icache_status(void)
|
||
|
|
{
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
void dcache_enable(void)
|
||
|
|
{
|
||
|
|
}
|
||
|
|
|
||
|
|
void dcache_disable(void)
|
||
|
|
{
|
||
|
|
}
|
||
|
|
|
||
|
|
int dcache_status(void)
|
||
|
|
{
|
||
|
|
return 0;
|
||
|
|
}
|