upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
27 lines
601 B
27 lines
601 B
15 years ago
|
/*
|
||
|
|
* Common Blackfin memory map
|
||
|
|
*
|
||
|
|
* Copyright 2004-2009 Analog Devices Inc.
|
||
|
|
* Licensed under the GPL-2 or later.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __BFIN_MEM_MAP_H__
|
||
|
|
#define __BFIN_MEM_MAP_H__
|
||
|
|
|
||
|
|
/* Every Blackfin so far has MMRs like this */
|
||
|
|
#ifndef COREMMR_BASE
|
||
|
|
# define COREMMR_BASE 0xFFE00000
|
||
|
|
#endif
|
||
|
|
#ifndef SYSMMR_BASE
|
||
|
|
# define SYSMMR_BASE 0xFFC00000
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* Every Blackfin so far has on-chip Scratch Pad SRAM like this */
|
||
|
|
#ifndef L1_SRAM_SCRATCH
|
||
|
|
# define L1_SRAM_SCRATCH 0xFFB00000
|
||
|
|
# define L1_SRAM_SCRATCH_SIZE 0x1000
|
||
|
|
# define L1_SRAM_SCRATCH_END (L1_SRAM_SCRATCH + L1_SRAM_SCRATCH_SIZE)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#endif
|