AM35XX specific functions for integrated USB PHY/MUSB IP. Signed-off-by: Ilya Yanok <ilya.yanok@cogentembedded.com>master
parent
272165f6a9
commit
08fc71711a
@ -0,0 +1,75 @@ |
||||
/*
|
||||
* This file configures the internal USB PHY in AM35X. |
||||
* |
||||
* Copyright (C) 2012 Ilya Yanok <ilya.yanok@gmail.com> |
||||
* |
||||
* Based on omap_phy_internal.c code from Linux by |
||||
* Hema HK <hemahk@ti.com> |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License as published by |
||||
* the Free Software Foundation; either version 2 of the License, or |
||||
* (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc. |
||||
* |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <asm/io.h> |
||||
#include <asm/arch/am35x_def.h> |
||||
|
||||
void am35x_musb_reset(void) |
||||
{ |
||||
/* Reset the musb interface */ |
||||
clrsetbits_le32(&am35x_scm_general_regs->ip_sw_reset, |
||||
0, USBOTGSS_SW_RST); |
||||
clrsetbits_le32(&am35x_scm_general_regs->ip_sw_reset, |
||||
USBOTGSS_SW_RST, 0); |
||||
} |
||||
|
||||
void am35x_musb_phy_power(u8 on) |
||||
{ |
||||
unsigned long start = get_timer(0); |
||||
|
||||
if (on) { |
||||
/*
|
||||
* Start the on-chip PHY and its PLL. |
||||
*/ |
||||
clrsetbits_le32(&am35x_scm_general_regs->devconf2, |
||||
CONF2_RESET | CONF2_PHYPWRDN | CONF2_OTGPWRDN, |
||||
CONF2_PHY_PLLON); |
||||
|
||||
debug("Waiting for PHY clock good...\n"); |
||||
while (!(readl(&am35x_scm_general_regs->devconf2) |
||||
& CONF2_PHYCLKGD)) { |
||||
|
||||
if (get_timer(start) > CONFIG_SYS_HZ / 10) { |
||||
printf("musb PHY clock good timed out\n"); |
||||
break; |
||||
} |
||||
} |
||||
} else { |
||||
/*
|
||||
* Power down the on-chip PHY. |
||||
*/ |
||||
clrsetbits_le32(&am35x_scm_general_regs->devconf2, |
||||
CONF2_PHY_PLLON, |
||||
CONF2_PHYPWRDN | CONF2_OTGPWRDN); |
||||
} |
||||
} |
||||
|
||||
void am35x_musb_clear_irq(void) |
||||
{ |
||||
clrsetbits_le32(&am35x_scm_general_regs->lvl_intr_clr, |
||||
0, USBOTGSS_INT_CLR); |
||||
readl(&am35x_scm_general_regs->lvl_intr_clr); |
||||
} |
||||
|
@ -0,0 +1,28 @@ |
||||
/*
|
||||
* (C) Copyright 2012 |
||||
* Ilya Yanok, <ilya.yanok@gmail.com> |
||||
* |
||||
* See file CREDITS for list of people who contributed to this |
||||
* project. |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc. |
||||
*/ |
||||
|
||||
#ifndef __ASM_ARCH_OMAP3_MUSB_H |
||||
#define __ASM_ARCH_OMAP3_MUSB_H |
||||
extern void am35x_musb_reset(void); |
||||
extern void am35x_musb_phy_power(u8 on); |
||||
extern void am35x_musb_clear_irq(void); |
||||
#endif |
Loading…
Reference in new issue