SICRH has been misconfigured, i.e. TSEC2 clock + D[0:3] are GPIOs. Fix this to be RGMII signals again. Signed-off-by: Andre Schwarz <andre.schwarz@matrix-vision.de>master
parent
c4b115f536
commit
116ef54d68
Loading…
Reference in new issue