@ -83,43 +83,43 @@ const omap3_sysinfo sysinfo = {
MUX_VAL ( CP ( SDRC_DQS2 ) , ( IEN | PTD | DIS | M0 ) ) /*SDRC_DQS2*/ \
MUX_VAL ( CP ( SDRC_DQS3 ) , ( IEN | PTD | DIS | M0 ) ) /*SDRC_DQS3*/ \
/*GPMC*/ \
MUX_VAL ( CP ( GPMC_A1 ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_A1*/ \
MUX_VAL ( CP ( GPMC_A2 ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_A2*/ \
MUX_VAL ( CP ( GPMC_A3 ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_A3*/ \
MUX_VAL ( CP ( GPMC_A4 ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_A4*/ \
MUX_VAL ( CP ( GPMC_A5 ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_A5*/ \
MUX_VAL ( CP ( GPMC_A6 ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_A6*/ \
MUX_VAL ( CP ( GPMC_A7 ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_A7*/ \
MUX_VAL ( CP ( GPMC_A8 ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_A8*/ \
MUX_VAL ( CP ( GPMC_A9 ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_A9*/ \
MUX_VAL ( CP ( GPMC_A10 ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_A10*/ \
MUX_VAL ( CP ( GPMC_D0 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D0*/ \
MUX_VAL ( CP ( GPMC_D1 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D1*/ \
MUX_VAL ( CP ( GPMC_D2 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D2*/ \
MUX_VAL ( CP ( GPMC_D3 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D3*/ \
MUX_VAL ( CP ( GPMC_D4 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D4*/ \
MUX_VAL ( CP ( GPMC_D5 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D5*/ \
MUX_VAL ( CP ( GPMC_D6 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D6*/ \
MUX_VAL ( CP ( GPMC_D7 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D7*/ \
MUX_VAL ( CP ( GPMC_D8 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D8*/ \
MUX_VAL ( CP ( GPMC_D9 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D9*/ \
MUX_VAL ( CP ( GPMC_D10 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D10*/ \
MUX_VAL ( CP ( GPMC_D11 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D11*/ \
MUX_VAL ( CP ( GPMC_D12 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D12*/ \
MUX_VAL ( CP ( GPMC_D13 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D13*/ \
MUX_VAL ( CP ( GPMC_D14 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D14*/ \
MUX_VAL ( CP ( GPMC_D15 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_D15*/ \
MUX_VAL ( CP ( GPMC_A1 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_A1*/ \
MUX_VAL ( CP ( GPMC_A2 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_A2*/ \
MUX_VAL ( CP ( GPMC_A3 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_A3*/ \
MUX_VAL ( CP ( GPMC_A4 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_A4*/ \
MUX_VAL ( CP ( GPMC_A5 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_A5*/ \
MUX_VAL ( CP ( GPMC_A6 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_A6*/ \
MUX_VAL ( CP ( GPMC_A7 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_A7*/ \
MUX_VAL ( CP ( GPMC_A8 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_A8*/ \
MUX_VAL ( CP ( GPMC_A9 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_A9*/ \
MUX_VAL ( CP ( GPMC_A10 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_A10*/ \
MUX_VAL ( CP ( GPMC_D0 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D0*/ \
MUX_VAL ( CP ( GPMC_D1 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D1*/ \
MUX_VAL ( CP ( GPMC_D2 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D2*/ \
MUX_VAL ( CP ( GPMC_D3 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D3*/ \
MUX_VAL ( CP ( GPMC_D4 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D4*/ \
MUX_VAL ( CP ( GPMC_D5 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D5*/ \
MUX_VAL ( CP ( GPMC_D6 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D6*/ \
MUX_VAL ( CP ( GPMC_D7 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D7*/ \
MUX_VAL ( CP ( GPMC_D8 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D8*/ \
MUX_VAL ( CP ( GPMC_D9 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D9*/ \
MUX_VAL ( CP ( GPMC_D10 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D10*/ \
MUX_VAL ( CP ( GPMC_D11 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D11*/ \
MUX_VAL ( CP ( GPMC_D12 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D12*/ \
MUX_VAL ( CP ( GPMC_D13 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D13*/ \
MUX_VAL ( CP ( GPMC_D14 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D14*/ \
MUX_VAL ( CP ( GPMC_D15 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_D15*/ \
MUX_VAL ( CP ( GPMC_NCS0 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_nCS0*/ \
MUX_VAL ( CP ( GPMC_NCS1 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_nCS1*/ \
MUX_VAL ( CP ( GPMC_NCS2 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_nCS2*/ \
MUX_VAL ( CP ( GPMC_NCS3 ) , ( IEN | PTU | EN | M4 ) ) /*GPIO_54*/ \
/* - MMC1_WP*/ \
MUX_VAL ( CP ( GPMC_NCS4 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_nCS4*/ \
MUX_VAL ( CP ( GPMC_NCS5 ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_nCS5*/ \
MUX_VAL ( CP ( GPMC_NCS5 ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_nCS5*/ \
MUX_VAL ( CP ( GPMC_NCS6 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_nCS6*/ \
MUX_VAL ( CP ( GPMC_NCS7 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_nCS7*/ \
MUX_VAL ( CP ( GPMC_NBE1 ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_nCS3*/ \
MUX_VAL ( CP ( GPMC_CLK ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_CLK*/ \
MUX_VAL ( CP ( GPMC_CLK ) , ( IDIS | PTU | EN | M0 ) ) /*GPMC_CLK*/ \
MUX_VAL ( CP ( GPMC_NADV_ALE ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_nADV_ALE*/ \
MUX_VAL ( CP ( GPMC_NOE ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_nOE*/ \
MUX_VAL ( CP ( GPMC_NWE ) , ( IDIS | PTD | DIS | M0 ) ) /*GPMC_nWE*/ \
@ -127,7 +127,7 @@ const omap3_sysinfo sysinfo = {
MUX_VAL ( CP ( GPMC_NWP ) , ( IEN | PTD | DIS | M0 ) ) /*GPMC_nWP*/ \
MUX_VAL ( CP ( GPMC_WAIT0 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_WAIT0*/ \
MUX_VAL ( CP ( GPMC_WAIT1 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_WAIT1*/ \
MUX_VAL ( CP ( GPMC_WAIT2 ) , ( IEN | PTU | DIS | M4 ) ) /*GPIO_64*/ \
MUX_VAL ( CP ( GPMC_WAIT2 ) , ( IEN | PTU | EN | M4 ) ) /*GPIO_64*/ \
/* - SMSC911X_NRES*/ \
MUX_VAL ( CP ( GPMC_WAIT3 ) , ( IEN | PTU | EN | M0 ) ) /*GPMC_nCS3*/ \
/*DSS*/ \
@ -270,8 +270,8 @@ const omap3_sysinfo sysinfo = {
MUX_VAL ( CP ( MCSPI1_SOMI ) , ( IEN | PTD | DIS | M0 ) ) /*McSPI1_SOMI */ \
MUX_VAL ( CP ( MCSPI1_CS0 ) , ( IEN | PTD | EN | M0 ) ) /*McSPI1_CS0*/ \
MUX_VAL ( CP ( MCSPI1_CS1 ) , ( IDIS | PTD | EN | M0 ) ) /*McSPI1_CS1*/ \
MUX_VAL ( CP ( MCSPI1_CS2 ) , ( IEN | PTD | DIS | M4 ) ) /*GPIO_176*/ \
/* - SMSC911X_IRQ */ \
MUX_VAL ( CP ( MCSPI1_CS2 ) , ( IEN | PTU | DIS | M4 ) ) /*GPIO_176 */ \
/* - LAN_INTR */ \
MUX_VAL ( CP ( MCSPI1_CS3 ) , ( IEN | PTD | DIS | M3 ) ) /*HSUSB2_DATA2*/ \
MUX_VAL ( CP ( MCSPI2_CLK ) , ( IEN | PTD | DIS | M3 ) ) /*HSUSB2_DATA7*/ \
MUX_VAL ( CP ( MCSPI2_SIMO ) , ( IEN | PTD | DIS | M3 ) ) /*HSUSB2_DATA4*/ \
@ -378,4 +378,5 @@ const omap3_sysinfo sysinfo = {
MUX_VAL ( CP ( SDRC_CKE0 ) , ( IDIS | PTU | EN | M0 ) ) /*sdrc_cke0*/ \
MUX_VAL ( CP ( SDRC_CKE1 ) , ( IDIS | PTU | EN | M0 ) ) /*sdrc_cke1*/
# endif