Freescale SEC controller has been used for mpc8xxx. It will be used for ARM-based SoC as well. This patch moves the CCSR defintion of SEC to common include Signed-off-by: Ruchika Gupta <ruchika.gupta@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>master
parent
84e0fb403d
commit
48ef0d2a10
@ -0,0 +1,88 @@ |
||||
/*
|
||||
* Common internal memory map for some Freescale SoCs |
||||
* |
||||
* Copyright 2014 Freescale Semiconductor, Inc. |
||||
* |
||||
*/ |
||||
|
||||
#ifndef __FSL_SEC_H |
||||
#define __FSL_SEC_H |
||||
|
||||
#include <common.h> |
||||
#include <asm/io.h> |
||||
|
||||
/* Security Engine Block (MS = Most Sig., LS = Least Sig.) */ |
||||
#if CONFIG_SYS_FSL_SEC_COMPAT >= 4 |
||||
typedef struct ccsr_sec { |
||||
u32 res0; |
||||
u32 mcfgr; /* Master CFG Register */ |
||||
u8 res1[0x4]; |
||||
u32 scfgr; |
||||
struct { |
||||
u32 ms; /* Job Ring LIODN Register, MS */ |
||||
u32 ls; /* Job Ring LIODN Register, LS */ |
||||
} jrliodnr[4]; |
||||
u8 res2[0x2c]; |
||||
u32 jrstartr; /* Job Ring Start Register */ |
||||
struct { |
||||
u32 ms; /* RTIC LIODN Register, MS */ |
||||
u32 ls; /* RTIC LIODN Register, LS */ |
||||
} rticliodnr[4]; |
||||
u8 res3[0x1c]; |
||||
u32 decorr; /* DECO Request Register */ |
||||
struct { |
||||
u32 ms; /* DECO LIODN Register, MS */ |
||||
u32 ls; /* DECO LIODN Register, LS */ |
||||
} decoliodnr[8]; |
||||
u8 res4[0x40]; |
||||
u32 dar; /* DECO Avail Register */ |
||||
u32 drr; /* DECO Reset Register */ |
||||
u8 res5[0xe78]; |
||||
u32 crnr_ms; /* CHA Revision Number Register, MS */ |
||||
u32 crnr_ls; /* CHA Revision Number Register, LS */ |
||||
u32 ctpr_ms; /* Compile Time Parameters Register, MS */ |
||||
u32 ctpr_ls; /* Compile Time Parameters Register, LS */ |
||||
u8 res6[0x10]; |
||||
u32 far_ms; /* Fault Address Register, MS */ |
||||
u32 far_ls; /* Fault Address Register, LS */ |
||||
u32 falr; /* Fault Address LIODN Register */ |
||||
u32 fadr; /* Fault Address Detail Register */ |
||||
u8 res7[0x4]; |
||||
u32 csta; /* CAAM Status Register */ |
||||
u8 res8[0x8]; |
||||
u32 rvid; /* Run Time Integrity Checking Version ID Reg.*/ |
||||
u32 ccbvid; /* CHA Cluster Block Version ID Register */ |
||||
u32 chavid_ms; /* CHA Version ID Register, MS */ |
||||
u32 chavid_ls; /* CHA Version ID Register, LS */ |
||||
u32 chanum_ms; /* CHA Number Register, MS */ |
||||
u32 chanum_ls; /* CHA Number Register, LS */ |
||||
u32 secvid_ms; /* SEC Version ID Register, MS */ |
||||
u32 secvid_ls; /* SEC Version ID Register, LS */ |
||||
u8 res9[0x6020]; |
||||
u32 qilcr_ms; /* Queue Interface LIODN CFG Register, MS */ |
||||
u32 qilcr_ls; /* Queue Interface LIODN CFG Register, LS */ |
||||
u8 res10[0x8fd8]; |
||||
} ccsr_sec_t; |
||||
|
||||
#define SEC_CTPR_MS_AXI_LIODN 0x08000000 |
||||
#define SEC_CTPR_MS_QI 0x02000000 |
||||
#define SEC_CTPR_MS_VIRT_EN_INCL 0x00000001 |
||||
#define SEC_CTPR_MS_VIRT_EN_POR 0x00000002 |
||||
#define SEC_RVID_MA 0x0f000000 |
||||
#define SEC_CHANUM_MS_JRNUM_MASK 0xf0000000 |
||||
#define SEC_CHANUM_MS_JRNUM_SHIFT 28 |
||||
#define SEC_CHANUM_MS_DECONUM_MASK 0x0f000000 |
||||
#define SEC_CHANUM_MS_DECONUM_SHIFT 24 |
||||
#define SEC_SECVID_MS_IPID_MASK 0xffff0000 |
||||
#define SEC_SECVID_MS_IPID_SHIFT 16 |
||||
#define SEC_SECVID_MS_MAJ_REV_MASK 0x0000ff00 |
||||
#define SEC_SECVID_MS_MAJ_REV_SHIFT 8 |
||||
#define SEC_CCBVID_ERA_MASK 0xff000000 |
||||
#define SEC_CCBVID_ERA_SHIFT 24 |
||||
#define SEC_SCFGR_RDBENABLE 0x00000400 |
||||
#define SEC_SCFGR_VIRT_EN 0x00008000 |
||||
#define SEC_CHAVID_LS_RNG_SHIFT 16 |
||||
#define SEC_CHAVID_RNG_LS_MASK 0x000f0000 |
||||
#endif |
||||
|
||||
#endif /* __FSL_SEC_H */ |
Loading…
Reference in new issue