Your ROOT_URL in app.ini is https://src.whiteboxsystems.nl/ but you are visiting http://src.whiteboxsystems.nl/Whitebox/u-boot/commit/4d2aee2b3681234691b102194cc2f14857272828 You should set ROOT_URL correctly, otherwise the web may not work correctly.
Whitebox
/
u-boot
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

NAND: Remove additional (CONFIG_SYS)_NAND_MAX_CHIPS

Browse Source 
NAND_MAX_CHIPS has been replaced by CONFIG_SYS_NAND_MAX_CHIPS,
and the latter defaults to 1.

Signed-off-by: Scott Wood <scottwood@freescale.com>
master
Scott Wood 13 years ago
parent 6bbb3e93a5
commit 4d2aee2b36
8 changed files with 0 additions and 8 deletions
  1. 1
      include/configs/at91sam9m10g45ek.h
  2. 1
      include/configs/cam_enc_4xx.h
  3. 1
      include/configs/davinci_dm355leopard.h
  4. 1
      include/configs/eb_cpux9k2.h
  5. 1
      include/configs/enbw_cmc.h
  6. 1
      include/configs/pm9263.h
  7. 1
      include/configs/pm9g45.h
  8. 1
      include/configs/tt01.h

1
include/configs/at91sam9m10g45ek.h
Unescape View File

@ -128,7 +128,6 @@
/* NAND flash */
#ifdef CONFIG_CMD_NAND
#define CONFIG_NAND_MAX_CHIPS 1
#define CONFIG_NAND_ATMEL
#define CONFIG_SYS_MAX_NAND_DEVICE 1
#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3

1
include/configs/cam_enc_4xx.h
Unescape View File

@ -90,7 +90,6 @@
#define CONFIG_SYS_NAND_BASE_LIST { 0x02000000, }
/* socket has two chipselects, nCE0 gated by address BIT(14) */
#define CONFIG_SYS_MAX_NAND_DEVICE 1
#define CONFIG_SYS_NAND_MAX_CHIPS 1
/* SPI support */
#define CONFIG_SPI

1
include/configs/davinci_dm355leopard.h
Unescape View File

@ -69,7 +69,6 @@
#define CONFIG_SYS_NAND_BASE_LIST { 0x02000000, }
#define CONFIG_SYS_MAX_NAND_DEVICE 1
#define CONFIG_SYS_NAND_MAX_CHIPS 1
/* U-Boot command configuration */
#include <config_cmd_default.h>

1
include/configs/eb_cpux9k2.h
Unescape View File

@ -270,7 +270,6 @@
/* NAND */
#define CONFIG_SYS_NAND_MAX_CHIPS 1
#define CONFIG_SYS_MAX_NAND_DEVICE 1
#define CONFIG_SYS_NAND_BASE 0x40000000
#define CONFIG_SYS_NAND_DBW_8 1

1
include/configs/enbw_cmc.h
Unescape View File

@ -115,7 +115,6 @@
#define CONFIG_SYS_ALE_MASK 0x8
#undef CONFIG_SYS_NAND_HW_ECC
#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
#define NAND_MAX_CHIPS 1
#define MTDIDS_DEFAULT "nor0=physmap-flash.0,nand0=davinci_nand.1"
#define MTDPARTS_DEFAULT \

1
include/configs/pm9263.h
Unescape View File

@ -253,7 +253,6 @@
/* NAND flash */
#ifdef CONFIG_CMD_NAND
#define CONFIG_NAND_ATMEL
#define CONFIG_SYS_NAND_MAX_CHIPS 1
#define CONFIG_SYS_MAX_NAND_DEVICE 1
#define CONFIG_SYS_NAND_BASE 0x40000000
#define CONFIG_SYS_NAND_DBW_8 1

1
include/configs/pm9g45.h
Unescape View File

@ -115,7 +115,6 @@
/* NAND flash */
#ifdef CONFIG_CMD_NAND
#define CONFIG_NAND_MAX_CHIPS 1
#define CONFIG_NAND_ATMEL
#define CONFIG_SYS_MAX_NAND_DEVICE 1
#define CONFIG_SYS_NAND_BASE 0x40000000

1
include/configs/tt01.h
Unescape View File

@ -231,7 +231,6 @@
#define CONFIG_NAND_MXC
#define CONFIG_SYS_MAX_NAND_DEVICE 1
#define CONFIG_SYS_NAND_MAX_CHIPS 1
/*
* actually this is nothing someone wants to configure!

Write Preview
Loading…
Cancel
Save