Your ROOT_URL in app.ini is https://src.whiteboxsystems.nl/ but you are visiting http://src.whiteboxsystems.nl/Whitebox/u-boot/commit/59629c2897eb84c4550cf95b49e0761fbd23cef0
You should set ROOT_URL correctly, otherwise the web may not work correctly.
5 changed files with
20 additions and
55 deletions
arch/powerpc/cpu/mpc85xx/cpu_init_nand.c
nand_spl/board/freescale/common.c
nand_spl/board/freescale/p1010rdb/Makefile
nand_spl/board/freescale/p1023rds/Makefile
nand_spl/board/freescale/p1_p2_rdb_pc/Makefile
@ -21,9 +21,13 @@
*/
# include <common.h>
# include <asm/processor.h>
# include <asm/global_data.h>
# include <asm/fsl_ifc.h>
# include <asm/io.h>
DECLARE_GLOBAL_DATA_PTR ;
void cpu_init_f ( void )
{
# if defined(CONFIG_SYS_RAMBOOT) && defined(CONFIG_SYS_INIT_L2_ADDR)
@ -40,3 +44,16 @@ void cpu_init_f(void)
( MPC85xx_L2CTL_L2E | MPC85xx_L2CTL_L2SRAM_ENTIRE ) ) ;
# endif
}
# ifndef CONFIG_SYS_FSL_TBCLK_DIV
# define CONFIG_SYS_FSL_TBCLK_DIV 8
# endif
void udelay ( unsigned long usec )
{
u32 ticks_per_usec = gd - > bus_clk / ( CONFIG_SYS_FSL_TBCLK_DIV * 1000000 ) ;
u32 ticks = ticks_per_usec * usec ;
u32 s = mfspr ( SPRN_TBRL ) ;
while ( ( mfspr ( SPRN_TBRL ) - s ) < ticks ) ;
}
@ -1,40 +0,0 @@
/*
* Copyright 2012 Freescale Semiconductor , Inc .
* Author : Matthew McClintock < msm @ freescale . com >
*
* This program is free software ; you can redistribute it and / or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation ; either version 2 of
* the License , or ( at your option ) any later version .
*
* This program is distributed in the hope that it will be useful ,
* but WITHOUT ANY WARRANTY ; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE . See the
*
* GNU General Public License for more details .
*
* You should have received a copy of the GNU General Public License
* along with this program ; if not , write to the Free Software
* Foundation , Inc . , 59 Temple Place , Suite 330 , Boston ,
* MA 02111 - 1307 USA
*
*/
# include <common.h>
# include <asm/processor.h>
# include <asm/global_data.h>
DECLARE_GLOBAL_DATA_PTR ;
# ifndef CONFIG_SYS_FSL_TBCLK_DIV
# define CONFIG_SYS_FSL_TBCLK_DIV 8
# endif
void udelay ( unsigned long usec )
{
u32 ticks_per_usec = gd - > bus_clk / ( CONFIG_SYS_FSL_TBCLK_DIV * 1000000 ) ;
u32 ticks = ticks_per_usec * usec ;
u32 s = mfspr ( SPRN_TBRL ) ;
while ( ( mfspr ( SPRN_TBRL ) - s ) < ticks ) ;
}
@ -40,8 +40,7 @@ CFLAGS += -DCONFIG_NAND_SPL
SOBJS = start.o resetvec.o ticks.o
COBJS = cache.o cpu_init_early.o cpu_init_nand.o fsl_law.o law.o \
nand_boot.o nand_boot_fsl_ifc.o ns16550.o tlb.o tlb_table.o \
../common.o
nand_boot.o nand_boot_fsl_ifc.o ns16550.o tlb.o tlb_table.o
SRCS := $( addprefix $( obj) ,$( SOBJS:.o= .S) $( COBJS:.o= .c) )
OBJS := $( addprefix $( obj) ,$( SOBJS) $( COBJS) )
@ -130,9 +129,6 @@ ifneq ($(OBJTREE), $(SRCTREE))
$(obj)nand_boot.c :
@rm -f $( obj) nand_boot.c
ln -s $( SRCTREE) /nand_spl/board/$( BOARDDIR) /nand_boot.c $( obj) nand_boot.c
$(obj)../common.c :
@rm -f $( obj) ../common.c
ln -s $( SRCTREE) /nand_spl/board/freescale/common.c $( obj) ../common.c
e n d i f
#########################################################################
@ -35,8 +35,7 @@ CFLAGS += -DCONFIG_NAND_SPL
SOBJS = start.o resetvec.o
COBJS = cache.o cpu_init_early.o cpu_init_nand.o fsl_law.o law.o \
nand_boot.o nand_boot_fsl_elbc.o ns16550.o tlb.o tlb_table.o \
../common.o
nand_boot.o nand_boot_fsl_elbc.o ns16550.o tlb.o tlb_table.o
SRCS := $( addprefix $( obj) ,$( SOBJS:.o= .S) $( COBJS:.o= .c) )
OBJS := $( addprefix $( obj) ,$( SOBJS) $( COBJS) )
@ -121,9 +120,6 @@ ifneq ($(OBJTREE), $(SRCTREE))
$(obj)nand_boot.c :
@rm -f $( obj) nand_boot.c
ln -s $( SRCTREE) /nand_spl/board/$( BOARDDIR) /nand_boot.c $( obj) nand_boot.c
$(obj)../common.c :
@rm -f $( obj) ../common.c
ln -s $( SRCTREE) /nand_spl/board/freescale/common.c $( obj) ../common.c
e n d i f
#########################################################################
@ -40,8 +40,7 @@ CFLAGS += -DCONFIG_NAND_SPL
SOBJS = start.o resetvec.o
COBJS = cache.o cpu_init_early.o cpu_init_nand.o fsl_law.o law.o \
nand_boot.o nand_boot_fsl_elbc.o ns16550.o tlb.o tlb_table.o \
../common.o
nand_boot.o nand_boot_fsl_elbc.o ns16550.o tlb.o tlb_table.o
SRCS := $( addprefix $( obj) ,$( SOBJS:.o= .S) $( COBJS:.o= .c) )
OBJS := $( addprefix $( obj) ,$( SOBJS) $( COBJS) )
@ -125,9 +124,6 @@ ifneq ($(OBJTREE), $(SRCTREE))
$(obj)nand_boot.c :
@rm -f $( obj) nand_boot.c
ln -s $( SRCTREE) /nand_spl/board/$( BOARDDIR) /nand_boot.c $( obj) nand_boot.c
$(obj)../common.c :
@rm -f $( obj) ../common.c
ln -s $( SRCTREE) /nand_spl/board/freescale/common.c $( obj) ../common.c
e n d i f
#########################################################################