Albert ARIBAUD
12 years ago
commit
5c8d5b6fc1
@ -0,0 +1,109 @@ |
||||
/*
|
||||
* (C) Copyright 2011-2013 |
||||
* Texas Instruments, <www.ti.com> |
||||
* |
||||
* SPDX-License-Identifier: GPL-2.0+ |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <i2c.h> |
||||
#include <power/tps65217.h> |
||||
|
||||
/**
|
||||
* tps65217_reg_read() - Generic function that can read a TPS65217 register |
||||
* @src_reg: Source register address |
||||
* @src_val: Address of destination variable |
||||
* @return: 0 for success, not 0 on failure. |
||||
*/ |
||||
int tps65217_reg_read(uchar src_reg, uchar *src_val) |
||||
{ |
||||
return i2c_read(TPS65217_CHIP_PM, src_reg, 1, src_val, 1); |
||||
} |
||||
|
||||
/**
|
||||
* tps65217_reg_write() - Generic function that can write a TPS65217 PMIC |
||||
* register or bit field regardless of protection |
||||
* level. |
||||
* |
||||
* @prot_level: Register password protection. Use |
||||
* TPS65217_PROT_LEVEL_NONE, |
||||
* TPS65217_PROT_LEVEL_1 or TPS65217_PROT_LEVEL_2 |
||||
* @dest_reg: Register address to write. |
||||
* @dest_val: Value to write. |
||||
* @mask: Bit mask (8 bits) to be applied. Function will only |
||||
* change bits that are set in the bit mask. |
||||
* |
||||
* @return: 0 for success, not 0 on failure, as per the i2c API |
||||
*/ |
||||
int tps65217_reg_write(uchar prot_level, uchar dest_reg, uchar dest_val, |
||||
uchar mask) |
||||
{ |
||||
uchar read_val; |
||||
uchar xor_reg; |
||||
int ret; |
||||
|
||||
/*
|
||||
* If we are affecting only a bit field, read dest_reg and apply the |
||||
* mask |
||||
*/ |
||||
if (mask != TPS65217_MASK_ALL_BITS) { |
||||
ret = i2c_read(TPS65217_CHIP_PM, dest_reg, 1, &read_val, 1); |
||||
if (ret) |
||||
return ret; |
||||
read_val &= (~mask); |
||||
read_val |= (dest_val & mask); |
||||
dest_val = read_val; |
||||
} |
||||
|
||||
if (prot_level > 0) { |
||||
xor_reg = dest_reg ^ TPS65217_PASSWORD_UNLOCK; |
||||
ret = i2c_write(TPS65217_CHIP_PM, TPS65217_PASSWORD, 1, |
||||
&xor_reg, 1); |
||||
if (ret) |
||||
return ret; |
||||
} |
||||
|
||||
ret = i2c_write(TPS65217_CHIP_PM, dest_reg, 1, &dest_val, 1); |
||||
if (ret) |
||||
return ret; |
||||
|
||||
if (prot_level == TPS65217_PROT_LEVEL_2) { |
||||
ret = i2c_write(TPS65217_CHIP_PM, TPS65217_PASSWORD, 1, |
||||
&xor_reg, 1); |
||||
if (ret) |
||||
return ret; |
||||
|
||||
ret = i2c_write(TPS65217_CHIP_PM, dest_reg, 1, &dest_val, 1); |
||||
if (ret) |
||||
return ret; |
||||
} |
||||
|
||||
return 0; |
||||
} |
||||
|
||||
/**
|
||||
* tps65217_voltage_update() - Function to change a voltage level, as this |
||||
* is a multi-step process. |
||||
* @dc_cntrl_reg: DC voltage control register to change. |
||||
* @volt_sel: New value for the voltage register |
||||
* @return: 0 for success, not 0 on failure. |
||||
*/ |
||||
int tps65217_voltage_update(uchar dc_cntrl_reg, uchar volt_sel) |
||||
{ |
||||
if ((dc_cntrl_reg != TPS65217_DEFDCDC1) && |
||||
(dc_cntrl_reg != TPS65217_DEFDCDC2) && |
||||
(dc_cntrl_reg != TPS65217_DEFDCDC3)) |
||||
return 1; |
||||
|
||||
/* set voltage level */ |
||||
if (tps65217_reg_write(TPS65217_PROT_LEVEL_2, dc_cntrl_reg, volt_sel, |
||||
TPS65217_MASK_ALL_BITS)) |
||||
return 1; |
||||
|
||||
/* set GO bit to initiate voltage transition */ |
||||
if (tps65217_reg_write(TPS65217_PROT_LEVEL_2, TPS65217_DEFSLEW, |
||||
TPS65217_DCDC_GO, TPS65217_DCDC_GO)) |
||||
return 1; |
||||
|
||||
return 0; |
||||
} |
||||
@ -0,0 +1,83 @@ |
||||
/*
|
||||
* (C) Copyright 2011-2013 |
||||
* Texas Instruments, <www.ti.com> |
||||
* |
||||
* SPDX-License-Identifier: GPL-2.0+ |
||||
*/ |
||||
|
||||
#include <common.h> |
||||
#include <i2c.h> |
||||
#include <power/tps65910.h> |
||||
|
||||
/*
|
||||
* tps65910_set_i2c_control() - Set the TPS65910 to be controlled via the I2C |
||||
* interface. |
||||
* @return: 0 on success, not 0 on failure |
||||
*/ |
||||
int tps65910_set_i2c_control(void) |
||||
{ |
||||
int ret; |
||||
uchar buf; |
||||
|
||||
/* VDD1/2 voltage selection register access by control i/f */ |
||||
ret = i2c_read(TPS65910_CTRL_I2C_ADDR, TPS65910_DEVCTRL_REG, 1, |
||||
&buf, 1); |
||||
|
||||
if (ret) |
||||
return ret; |
||||
|
||||
buf |= TPS65910_DEVCTRL_REG_SR_CTL_I2C_SEL_CTL_I2C; |
||||
|
||||
return i2c_write(TPS65910_CTRL_I2C_ADDR, TPS65910_DEVCTRL_REG, 1, |
||||
&buf, 1); |
||||
} |
||||
|
||||
/*
|
||||
* tps65910_voltage_update() - Voltage switching for MPU frequency switching. |
||||
* @module: mpu - 0, core - 1 |
||||
* @vddx_op_vol_sel: vdd voltage to set |
||||
* @return: 0 on success, not 0 on failure |
||||
*/ |
||||
int tps65910_voltage_update(unsigned int module, unsigned char vddx_op_vol_sel) |
||||
{ |
||||
uchar buf; |
||||
unsigned int reg_offset; |
||||
int ret; |
||||
|
||||
if (module == MPU) |
||||
reg_offset = TPS65910_VDD1_OP_REG; |
||||
else |
||||
reg_offset = TPS65910_VDD2_OP_REG; |
||||
|
||||
/* Select VDDx OP */ |
||||
ret = i2c_read(TPS65910_CTRL_I2C_ADDR, reg_offset, 1, &buf, 1); |
||||
if (ret) |
||||
return ret; |
||||
|
||||
buf &= ~TPS65910_OP_REG_CMD_MASK; |
||||
|
||||
ret = i2c_write(TPS65910_CTRL_I2C_ADDR, reg_offset, 1, &buf, 1); |
||||
if (ret) |
||||
return ret; |
||||
|
||||
/* Configure VDDx OP Voltage */ |
||||
ret = i2c_read(TPS65910_CTRL_I2C_ADDR, reg_offset, 1, &buf, 1); |
||||
if (ret) |
||||
return ret; |
||||
|
||||
buf &= ~TPS65910_OP_REG_SEL_MASK; |
||||
buf |= vddx_op_vol_sel; |
||||
|
||||
ret = i2c_write(TPS65910_CTRL_I2C_ADDR, reg_offset, 1, &buf, 1); |
||||
if (ret) |
||||
return ret; |
||||
|
||||
ret = i2c_read(TPS65910_CTRL_I2C_ADDR, reg_offset, 1, &buf, 1); |
||||
if (ret) |
||||
return ret; |
||||
|
||||
if ((buf & TPS65910_OP_REG_SEL_MASK) != vddx_op_vol_sel) |
||||
return 1; |
||||
|
||||
return 0; |
||||
} |
||||
@ -0,0 +1,83 @@ |
||||
/*
|
||||
* (C) Copyright 2011-2013 |
||||
* Texas Instruments, <www.ti.com> |
||||
* |
||||
* SPDX-License-Identifier: GPL-2.0+ |
||||
* |
||||
* For more details, please see the TRM at http://www.ti.com/product/tps65217a
|
||||
*/ |
||||
|
||||
#ifndef __POWER_TPS65217_H__ |
||||
#define __POWER_TPS65217_H__ |
||||
|
||||
/* I2C chip address */ |
||||
#define TPS65217_CHIP_PM 0x24 |
||||
|
||||
/* Registers */ |
||||
enum { |
||||
TPS65217_CHIPID = 0x00, |
||||
TPS65217_POWER_PATH, |
||||
TPS65217_INTERRUPT, |
||||
TPS65217_CHGCONFIG0, |
||||
TPS65217_CHGCONFIG1, |
||||
TPS65217_CHGCONFIG2, |
||||
TPS65217_CHGCONFIG3, |
||||
TPS65217_WLEDCTRL1, |
||||
TPS65217_WLEDCTRL2, |
||||
TPS65217_MUXCTRL, |
||||
TPS65217_STATUS, |
||||
TPS65217_PASSWORD, |
||||
TPS65217_PGOOD, |
||||
TPS65217_DEFPG, |
||||
TPS65217_DEFDCDC1, |
||||
TPS65217_DEFDCDC2, |
||||
TPS65217_DEFDCDC3, |
||||
TPS65217_DEFSLEW, |
||||
TPS65217_DEFLDO1, |
||||
TPS65217_DEFLDO2, |
||||
TPS65217_DEFLS1, |
||||
TPS65217_DEFLS2, |
||||
TPS65217_ENABLE, |
||||
TPS65217_DEFUVLO, |
||||
TPS65217_SEQ1, |
||||
TPS65217_SEQ2, |
||||
TPS65217_SEQ3, |
||||
TPS65217_SEQ4, |
||||
TPS65217_SEQ5, |
||||
TPS65217_SEQ6, |
||||
TPS65217_PMIC_NUM_OF_REGS, |
||||
}; |
||||
|
||||
#define TPS65217_PROT_LEVEL_NONE 0x00 |
||||
#define TPS65217_PROT_LEVEL_1 0x01 |
||||
#define TPS65217_PROT_LEVEL_2 0x02 |
||||
|
||||
#define TPS65217_PASSWORD_LOCK_FOR_WRITE 0x00 |
||||
#define TPS65217_PASSWORD_UNLOCK 0x7D |
||||
|
||||
#define TPS65217_DCDC_GO 0x80 |
||||
|
||||
#define TPS65217_MASK_ALL_BITS 0xFF |
||||
|
||||
#define TPS65217_USB_INPUT_CUR_LIMIT_MASK 0x03 |
||||
#define TPS65217_USB_INPUT_CUR_LIMIT_100MA 0x00 |
||||
#define TPS65217_USB_INPUT_CUR_LIMIT_500MA 0x01 |
||||
#define TPS65217_USB_INPUT_CUR_LIMIT_1300MA 0x02 |
||||
#define TPS65217_USB_INPUT_CUR_LIMIT_1800MA 0x03 |
||||
|
||||
#define TPS65217_DCDC_VOLT_SEL_1125MV 0x09 |
||||
#define TPS65217_DCDC_VOLT_SEL_1275MV 0x0F |
||||
#define TPS65217_DCDC_VOLT_SEL_1325MV 0x11 |
||||
|
||||
#define TPS65217_LDO_MASK 0x1F |
||||
#define TPS65217_LDO_VOLTAGE_OUT_1_8 0x06 |
||||
#define TPS65217_LDO_VOLTAGE_OUT_3_3 0x1F |
||||
|
||||
#define TPS65217_PWR_SRC_USB_BITMASK 0x4 |
||||
#define TPS65217_PWR_SRC_AC_BITMASK 0x8 |
||||
|
||||
int tps65217_reg_read(uchar src_reg, uchar *src_val); |
||||
int tps65217_reg_write(uchar prot_level, uchar dest_reg, uchar dest_val, |
||||
uchar mask); |
||||
int tps65217_voltage_update(uchar dc_cntrl_reg, uchar volt_sel); |
||||
#endif /* __POWER_TPS65217_H__ */ |
||||
@ -0,0 +1,77 @@ |
||||
/*
|
||||
* (C) Copyright 2011-2013 |
||||
* Texas Instruments, <www.ti.com> |
||||
* |
||||
* SPDX-License-Identifier: GPL-2.0+ |
||||
* |
||||
* For more details, please see the TRM at http://www.ti.com/product/tps65910
|
||||
*/ |
||||
#ifndef __POWER_TPS65910_H__ |
||||
#define __POWER_TPS65910_H__ |
||||
|
||||
#define MPU 0 |
||||
#define CORE 1 |
||||
|
||||
#define TPS65910_SR_I2C_ADDR 0x12 |
||||
#define TPS65910_CTRL_I2C_ADDR 0x2D |
||||
|
||||
/* PMIC Register offsets */ |
||||
enum { |
||||
TPS65910_VDD1_REG = 0x21, |
||||
TPS65910_VDD1_OP_REG = 0x22, |
||||
TPS65910_VDD2_REG = 0x24, |
||||
TPS65910_VDD2_OP_REG = 0x25, |
||||
TPS65910_DEVCTRL_REG = 0x3F, |
||||
}; |
||||
|
||||
/* VDD2 & VDD1 control register (VDD2_REG & VDD1_REG) */ |
||||
#define TPS65910_VGAIN_SEL_MASK (0x3 << 6) |
||||
#define TPS65910_ILMAX_MASK (0x1 << 5) |
||||
#define TPS65910_TSTEP_MASK (0x7 << 2) |
||||
#define TPS65910_ST_MASK (0x3) |
||||
|
||||
#define TPS65910_REG_VGAIN_SEL_X1 (0x0 << 6) |
||||
#define TPS65910_REG_VGAIN_SEL_X1_0 (0x1 << 6) |
||||
#define TPS65910_REG_VGAIN_SEL_X3 (0x2 << 6) |
||||
#define TPS65910_REG_VGAIN_SEL_X4 (0x3 << 6) |
||||
|
||||
#define TPS65910_REG_ILMAX_1_0_A (0x0 << 5) |
||||
#define TPS65910_REG_ILMAX_1_5_A (0x1 << 5) |
||||
|
||||
#define TPS65910_REG_TSTEP_ (0x0 << 2) |
||||
#define TPS65910_REG_TSTEP_12_5 (0x1 << 2) |
||||
#define TPS65910_REG_TSTEP_9_4 (0x2 << 2) |
||||
#define TPS65910_REG_TSTEP_7_5 (0x3 << 2) |
||||
#define TPS65910_REG_TSTEP_6_25 (0x4 << 2) |
||||
#define TPS65910_REG_TSTEP_4_7 (0x5 << 2) |
||||
#define TPS65910_REG_TSTEP_3_12 (0x6 << 2) |
||||
#define TPS65910_REG_TSTEP_2_5 (0x7 << 2) |
||||
|
||||
#define TPS65910_REG_ST_OFF (0x0) |
||||
#define TPS65910_REG_ST_ON_HI_POW (0x1) |
||||
#define TPS65910_REG_ST_OFF_1 (0x2) |
||||
#define TPS65910_REG_ST_ON_LOW_POW (0x3) |
||||
|
||||
|
||||
/* VDD2 & VDD1 voltage selection register. (VDD2_OP_REG & VDD1_OP_REG) */ |
||||
#define TPS65910_OP_REG_SEL (0x7F) |
||||
|
||||
#define TPS65910_OP_REG_CMD_MASK (0x1 << 7) |
||||
#define TPS65910_OP_REG_CMD_OP (0x0 << 7) |
||||
#define TPS65910_OP_REG_CMD_SR (0x1 << 7) |
||||
|
||||
#define TPS65910_OP_REG_SEL_MASK (0x7F) |
||||
#define TPS65910_OP_REG_SEL_0_9_5 (0x1F) /* 0.9500 V */ |
||||
#define TPS65910_OP_REG_SEL_1_1_3 (0x2E) /* 1.1375 V */ |
||||
#define TPS65910_OP_REG_SEL_1_2_0 (0x33) /* 1.2000 V */ |
||||
#define TPS65910_OP_REG_SEL_1_2_6 (0x38) /* 1.2625 V */ |
||||
#define TPS65910_OP_REG_SEL_1_3_2_5 (0x3D) /* 1.3250 V */ |
||||
|
||||
/* Device control register . (DEVCTRL_REG) */ |
||||
#define TPS65910_DEVCTRL_REG_SR_CTL_I2C_MASK (0x1 << 4) |
||||
#define TPS65910_DEVCTRL_REG_SR_CTL_I2C_SEL_SR_I2C (0x0 << 4) |
||||
#define TPS65910_DEVCTRL_REG_SR_CTL_I2C_SEL_CTL_I2C (0x1 << 4) |
||||
|
||||
int tps65910_set_i2c_control(void); |
||||
int tps65910_voltage_update(unsigned int module, unsigned char vddx_op_vol_sel); |
||||
#endif /* __POWER_TPS65910_H__ */ |
||||
Loading…
Reference in new issue