|
|
|
@ -23,28 +23,19 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_SEC_MON_BE |
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_ARCH_MPC8536) |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004508 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_MPC8540) |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_MPC8541) |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_MPC8544) |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_MPC8548) |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_NMG_DDR120 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_NMG_LBC103 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_NMG_ETSEC129 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 1 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 |
|
|
|
|
#define CONFIG_SYS_FSL_RMU |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_I2C_A004447 |
|
|
|
|
#define CONFIG_SYS_FSL_A004447_SVR_REV 0x00 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_MPC8555) |
|
|
|
|
|
|
|
|
@ -69,14 +60,8 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 |
|
|
|
|
#define CONFIG_SYS_FSL_RMU |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004508 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_MPC8572) |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_115 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR111_DDR134 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004508 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_P1010) |
|
|
|
|
#define CONFIG_FSL_SDHC_V2_3 |
|
|
|
@ -86,18 +71,7 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_IFC_BANK_COUNT 4 |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_IFC_A002769 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_P1010_A003549 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_SEC_A003571 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_IFC_A003399 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_I2C_A004447 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004508 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A007075 |
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006261 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004477 |
|
|
|
|
#define CONFIG_SYS_FSL_A004447_SVR_REV 0x10 |
|
|
|
|
#define CONFIG_ESDHC_HC_BLK_ADDR |
|
|
|
|
|
|
|
|
|
/* P1011 is single core version of P1020 */ |
|
|
|
@ -105,16 +79,10 @@ |
|
|
|
|
#define CONFIG_TSECV2 |
|
|
|
|
#define CONFIG_FSL_PCIE_DISABLE_ASPM |
|
|
|
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 2 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004508 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_P1020) |
|
|
|
|
#define CONFIG_TSECV2 |
|
|
|
|
#define CONFIG_FSL_PCIE_DISABLE_ASPM |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004508 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
#ifndef CONFIG_USB_MAX_CONTROLLER_COUNT |
|
|
|
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 2 |
|
|
|
|
#endif |
|
|
|
@ -122,22 +90,14 @@ |
|
|
|
|
#elif defined(CONFIG_ARCH_P1021) |
|
|
|
|
#define CONFIG_TSECV2 |
|
|
|
|
#define CONFIG_FSL_PCIE_DISABLE_ASPM |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
|
|
|
|
#define QE_MURAM_SIZE 0x6000UL |
|
|
|
|
#define MAX_QE_RISC 1 |
|
|
|
|
#define QE_NUM_OF_SNUM 28 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004508 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 1 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_P1022) |
|
|
|
|
#define CONFIG_TSECV2 |
|
|
|
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 1 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
|
|
|
|
#define CONFIG_FSL_SATA_ERRATUM_A001 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004508 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004477 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_P1023) |
|
|
|
|
#define CONFIG_SYS_NUM_FMAN 1 |
|
|
|
@ -148,31 +108,21 @@ |
|
|
|
|
#define CONFIG_SYS_BMAN_NUM_PORTALS 3 |
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x10000 |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004508 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_I2C_A004447 |
|
|
|
|
#define CONFIG_SYS_FSL_A004447_SVR_REV 0x11 |
|
|
|
|
|
|
|
|
|
/* P1024 is lower end variant of P1020 */ |
|
|
|
|
#elif defined(CONFIG_ARCH_P1024) |
|
|
|
|
#define CONFIG_TSECV2 |
|
|
|
|
#define CONFIG_FSL_PCIE_DISABLE_ASPM |
|
|
|
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 2 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004508 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
|
|
|
|
|
/* P1025 is lower end variant of P1021 */ |
|
|
|
|
#elif defined(CONFIG_ARCH_P1025) |
|
|
|
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 1 |
|
|
|
|
#define CONFIG_TSECV2 |
|
|
|
|
#define CONFIG_FSL_PCIE_DISABLE_ASPM |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
|
|
|
|
#define QE_MURAM_SIZE 0x6000UL |
|
|
|
|
#define MAX_QE_RISC 1 |
|
|
|
|
#define QE_NUM_OF_SNUM 28 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004508 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_P2020) |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2 |
|
|
|
@ -180,9 +130,6 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 |
|
|
|
|
#define CONFIG_SYS_FSL_RMU |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004508 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004477 |
|
|
|
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 1 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_P2041) /* also supports P2040 */ |
|
|
|
@ -200,23 +147,10 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_USB14 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_CPU_A003999 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV2 0x11 |
|
|
|
|
#define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xf0000000 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004849 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_I2C_A004447 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006261 |
|
|
|
|
#define CONFIG_SYS_FSL_A004447_SVR_REV 0x11 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_P3041) |
|
|
|
|
#define CONFIG_SYS_FSL_QORIQ_CHASSIS1 |
|
|
|
@ -234,24 +168,10 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY |
|
|
|
|
#define CONFIG_USB_MAX_CONTROLLER_COUNT 2 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_USB14 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_CPU_A003999 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV2 0x11 |
|
|
|
|
#define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xf0000000 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004849 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005812 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_I2C_A004447 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006261 |
|
|
|
|
#define CONFIG_SYS_FSL_A004447_SVR_REV 0x20 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_P4080) /* also supports P4040 */ |
|
|
|
|
#define CONFIG_SYS_FSL_QORIQ_CHASSIS1 |
|
|
|
@ -268,34 +188,12 @@ |
|
|
|
|
#define CONFIG_SYS_FM_MURAM_SIZE 0x28000 |
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 16 |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,p4080-pcie" |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_CPC_A002 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_CPC_A003 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
|
|
|
|
#define CONFIG_SYS_P4080_ERRATUM_CPU22 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011 |
|
|
|
|
#define CONFIG_SYS_P4080_ERRATUM_SERDES8 |
|
|
|
|
#define CONFIG_SYS_P4080_ERRATUM_SERDES9 |
|
|
|
|
#define CONFIG_SYS_P4080_ERRATUM_SERDES_A001 |
|
|
|
|
#define CONFIG_SYS_P4080_ERRATUM_SERDES_A005 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_CPU_A003999 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 |
|
|
|
|
#define CONFIG_SYS_FSL_RMU |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x20 |
|
|
|
|
#define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xff000000 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004849 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004580 |
|
|
|
|
#define CONFIG_SYS_P4080_ERRATUM_PCIE_A003 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005812 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_I2C_A004447 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A007075 |
|
|
|
|
#define CONFIG_SYS_FSL_A004447_SVR_REV 0x20 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_P5020) /* also supports P5010 */ |
|
|
|
|
#define CONFIG_SYS_PPC64 /* 64-bit core */ |
|
|
|
@ -314,19 +212,10 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_USB14 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10 |
|
|
|
|
#define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xc0000000 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_I2C_A004447 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006261 |
|
|
|
|
#define CONFIG_SYS_FSL_A004447_SVR_REV 0x20 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_P5040) |
|
|
|
|
#define CONFIG_SYS_PPC64 |
|
|
|
@ -347,15 +236,7 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_USB2_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_USB14 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_DDR_A003474 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004699 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006261 |
|
|
|
|
#define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xf0000000 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005812 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_BSC9131) |
|
|
|
|
#define CONFIG_FSL_SDHC_V2_3 |
|
|
|
@ -367,8 +248,6 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_DSP_CCSRBAR_DEFAULT 0xff600000 |
|
|
|
|
#define CONFIG_SYS_FSL_IFC_BANK_COUNT 3 |
|
|
|
|
#define CONFIG_NAND_FSL_IFC |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004477 |
|
|
|
|
#define CONFIG_ESDHC_HC_BLK_ADDR |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_BSC9132) |
|
|
|
@ -385,11 +264,6 @@ |
|
|
|
|
#define CONFIG_NAND_FSL_IFC |
|
|
|
|
#define CONFIG_SYS_FSL_ESDHC_P1010_BROKEN_SDCLK |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005434 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004477 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_I2C_A004447 |
|
|
|
|
#define CONFIG_SYS_FSL_A004447_SVR_REV 0x11 |
|
|
|
|
#define CONFIG_ESDHC_HC_BLK_ADDR |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_T4240) || defined(CONFIG_ARCH_T4160) |
|
|
|
@ -406,7 +280,6 @@ |
|
|
|
|
#define CONFIG_SYS_NUM_FM2_DTSEC 8 |
|
|
|
|
#define CONFIG_SYS_NUM_FM2_10GEC 2 |
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 3 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006261 |
|
|
|
|
#else |
|
|
|
|
#define CONFIG_SYS_NUM_FM1_DTSEC 6 |
|
|
|
|
#define CONFIG_SYS_NUM_FM1_10GEC 1 |
|
|
|
@ -439,13 +312,6 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_SRIO_LIODN |
|
|
|
|
#define CONFIG_SYS_FSL_USB_DUAL_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004468 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005871 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006379 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A007186 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006593 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A007798 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A009942 |
|
|
|
|
#define CONFIG_SYS_FSL_SFP_VER_3_0 |
|
|
|
|
#define CONFIG_SYS_FSL_PCI_VER_3_X |
|
|
|
|
|
|
|
|
@ -476,16 +342,6 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_TBCLK_DIV 16 |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.4" |
|
|
|
|
#define CONFIG_SYS_FSL_USB1_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005871 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006379 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A007186 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006593 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A007075 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006475 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006384 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A007212 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A004477 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A009942 |
|
|
|
|
#define CONFIG_SYS_FSL_SFP_VER_3_0 |
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_ARCH_B4860 |
|
|
|
@ -529,7 +385,6 @@ |
|
|
|
|
#define CONFIG_SYS_PME_CLK CONFIG_PME_PLAT_CLK_DIV |
|
|
|
|
#define CONFIG_SYS_FSL_DDR_VER FSL_DDR_VER_5_0 |
|
|
|
|
#define CONFIG_SYS_FSL_IFC_BANK_COUNT 8 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A008044 |
|
|
|
|
#define CONFIG_SYS_FMAN_V3 |
|
|
|
|
#define CONFIG_FM_PLAT_CLK_DIV 1 |
|
|
|
|
#define CONFIG_SYS_FM1_CLK CONFIG_FM_PLAT_CLK_DIV |
|
|
|
@ -547,9 +402,6 @@ |
|
|
|
|
#define MAX_QE_RISC 1 |
|
|
|
|
#define QE_NUM_OF_SNUM 28 |
|
|
|
|
#define CONFIG_SYS_FSL_SFP_VER_3_0 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A008378 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A009663 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A009942 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_T1024) || defined(CONFIG_ARCH_T1023) |
|
|
|
|
#define CONFIG_E5500 |
|
|
|
@ -584,9 +436,6 @@ |
|
|
|
|
#define MAX_QE_RISC 1 |
|
|
|
|
#define QE_NUM_OF_SNUM 28 |
|
|
|
|
#define CONFIG_SYS_FSL_SFP_VER_3_0 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A008378 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A009663 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A009942 |
|
|
|
|
|
|
|
|
|
#elif defined(CONFIG_ARCH_T2080) || defined(CONFIG_ARCH_T2081) |
|
|
|
|
#define CONFIG_E6500 |
|
|
|
@ -628,13 +477,8 @@ |
|
|
|
|
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v3.0" |
|
|
|
|
#define CONFIG_SYS_FSL_USB_DUAL_PHY_ENABLE |
|
|
|
|
#define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A007212 |
|
|
|
|
#define CONFIG_SYS_FSL_SFP_VER_3_0 |
|
|
|
|
#define CONFIG_SYS_FSL_ISBC_VER 2 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006593 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A007186 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A006379 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A009942 |
|
|
|
|
#define ESDHCI_QUIRK_BROKEN_TIMEOUT_VALUE |
|
|
|
|
#define CONFIG_SYS_FSL_SFP_VER_3_0 |
|
|
|
|
|
|
|
|
@ -645,7 +489,6 @@ |
|
|
|
|
#define CONFIG_NUM_DDR_CONTROLLERS 1 |
|
|
|
|
#define CONFIG_SYS_FSL_DDR_VER FSL_DDR_VER_4_6 |
|
|
|
|
#define CONFIG_SYS_FSL_IFC_BANK_COUNT 8 |
|
|
|
|
#define CONFIG_SYS_FSL_ERRATUM_A005125 |
|
|
|
|
#define CONFIG_SYS_FSL_MAX_NUM_OF_SEC 3 |
|
|
|
|
#define CONFIG_SYS_FSL_SEC_IDX_OFFSET 0x20000 |
|
|
|
|
|
|
|
|
|