Your ROOT_URL in app.ini is https://src.whiteboxsystems.nl/ but you are visiting http://src.whiteboxsystems.nl/Whitebox/u-boot/commit/719d36ee36db92221e86b37edd1f7b922bde4f9d
You should set ROOT_URL correctly, otherwise the web may not work correctly.
13 changed files with
18 additions and
16 deletions
README
arch/Kconfig
cmd/Kconfig
configs/chromebit_mickey_defconfig
configs/chromebook_jerry_defconfig
configs/chromebook_minnie_defconfig
configs/efi-x86_defconfig
configs/sandbox_defconfig
include/configs/efi-x86.h
include/configs/sandbox.h
include/configs/veyron.h
include/configs/x86-common.h
scripts/config_whitelist.txt
@ -2495,12 +2495,6 @@ The following options need to be configured:
CONFIG_SF_DEFAULT_MODE (see include/spi.h)
CONFIG_SF_DEFAULT_SPEED in Hz
CONFIG_CMD_SF_TEST
Define this option to include a destructive SPI flash
test ('sf test').
- SystemACE Support:
CONFIG_SYSTEMACE
Adding this option adds support for Xilinx SystemACE
@ -78,6 +78,7 @@ config SANDBOX
imply LZMA
imply SCSI
imply CMD_SATA
imply CMD_SF_TEST
config SH
bool "SuperH architecture"
@ -111,6 +112,7 @@ config X86
imply CMD_GETTIME
imply CMD_IO
imply CMD_IRQ
imply CMD_SF_TEST
config XTENSA
bool "Xtensa architecture"
@ -797,6 +797,17 @@ config CMD_SF
help
SPI Flash support
config CMD_SF_TEST
bool "sf test - Allow testing of SPI flash"
help
Provides a way to test that SPI flash is working correctly. The
test is destructive, in that an area of SPI flash must be provided
for the test to use. Performance information is also provided,
measuring the performance of reading, writing and erasing in
Mbps (Million Bits Per Second). This value should approximately
equal the SPI bus speed for a single-bit-wide SPI bus, assuming
everything is working properly.
config CMD_SPI
bool "sspi"
help
@ -20,6 +20,7 @@ CONFIG_CMD_SF=y
CONFIG_CMD_SPI=y
CONFIG_CMD_I2C=y
CONFIG_CMD_GPIO=y
CONFIG_CMD_SF_TEST=y
# CONFIG_CMD_SETEXPR is not set
CONFIG_CMD_CACHE=y
CONFIG_CMD_TIME=y
@ -22,6 +22,7 @@ CONFIG_CMD_SF=y
CONFIG_CMD_SPI=y
CONFIG_CMD_I2C=y
CONFIG_CMD_GPIO=y
CONFIG_CMD_SF_TEST=y
# CONFIG_CMD_SETEXPR is not set
CONFIG_CMD_CACHE=y
CONFIG_CMD_TIME=y
@ -21,6 +21,7 @@ CONFIG_CMD_SF=y
CONFIG_CMD_SPI=y
CONFIG_CMD_I2C=y
CONFIG_CMD_GPIO=y
CONFIG_CMD_SF_TEST=y
# CONFIG_CMD_SETEXPR is not set
CONFIG_CMD_CACHE=y
CONFIG_CMD_TIME=y
@ -11,6 +11,7 @@ CONFIG_HUSH_PARSER=y
# CONFIG_CMD_IMLS is not set
CONFIG_CMD_PART=y
CONFIG_CMD_SF=y
# CONFIG_CMD_SF_TEST is not set
CONFIG_CMD_SPI=y
CONFIG_CMD_USB=y
CONFIG_CMD_GPIO=y
@ -41,6 +41,7 @@ CONFIG_CMD_USB=y
CONFIG_CMD_REMOTEPROC=y
CONFIG_CMD_GPIO=y
CONFIG_CMD_PCI=y
CONFIG_CMD_READ=y
CONFIG_CMD_TFTPPUT=y
CONFIG_CMD_TFTPSRV=y
CONFIG_CMD_RARP=y
@ -193,6 +194,3 @@ CONFIG_UNIT_TEST=y
CONFIG_UT_TIME=y
CONFIG_UT_DM=y
CONFIG_UT_ENV=y
CONFIG_CMD_MTDPARTS=y
CONFIG_CMD_MTDPARTS_SPREAD=y
CONFIG_CMD_READ=y
@ -9,8 +9,6 @@
# include <configs/x86-common.h>
# undef CONFIG_CMD_SF_TEST
# undef CONFIG_TPM_TIS_BASE_ADDRESS
# undef CONFIG_SCSI_AHCI
@ -52,7 +52,6 @@
# define CONFIG_ENV_SIZE 8192
/* SPI - enable all SPI flash types for testing purposes */
# define CONFIG_CMD_SF_TEST
# define CONFIG_I2C_EDID
@ -17,8 +17,6 @@
# define CONFIG_SPL_SPI_LOAD
# define CONFIG_SPI_FLASH_GIGADEVICE
# define CONFIG_CMD_SF_TEST
# define CONFIG_KEYBOARD
# endif
@ -107,7 +107,6 @@
/*-----------------------------------------------------------------------
* FLASH configuration
*/
# define CONFIG_CMD_SF_TEST
# define CONFIG_SPI
/*-----------------------------------------------------------------------
@ -293,7 +293,6 @@ CONFIG_CM922T_XA10
CONFIG_CMDLINE_EDITING
CONFIG_CMDLINE_PS_SUPPORT
CONFIG_CMDLINE_TAG
CONFIG_CMD_SF_TEST
CONFIG_CMD_SH_ZIMAGEBOOT
CONFIG_CMD_SPL
CONFIG_CMD_SPL_NAND_OFS