|
|
|
@ -240,14 +240,16 @@ NESTED(mips_cache_reset, 0, ra) |
|
|
|
|
*/ |
|
|
|
|
move a1, t2 |
|
|
|
|
move a2, t4 |
|
|
|
|
bal mips_init_icache |
|
|
|
|
PTR_LA t7, mips_init_icache |
|
|
|
|
jalr t7 |
|
|
|
|
|
|
|
|
|
/* |
|
|
|
|
* then initialize D-cache. |
|
|
|
|
*/ |
|
|
|
|
move a1, t3 |
|
|
|
|
move a2, t5 |
|
|
|
|
bal mips_init_dcache |
|
|
|
|
PTR_LA t7, mips_init_dcache |
|
|
|
|
jalr t7 |
|
|
|
|
|
|
|
|
|
jr RA |
|
|
|
|
END(mips_cache_reset) |
|
|
|
|