commit
89ca873e2d
@ -0,0 +1,38 @@ |
||||
#PBI commands |
||||
#Software Workaround for errata A-007662 to train PCIe2 controller in Gen2 speed |
||||
09250100 00000400 |
||||
09250108 00002000 |
||||
#Software Workaround for errata A-008007 to reset PVR register |
||||
09000010 0000000b |
||||
09000014 c0000000 |
||||
09000018 81d00017 |
||||
89020400 a1000000 |
||||
091380c0 000f0000 |
||||
89020400 00000000 |
||||
#Initialize CPC1 |
||||
09010000 00200400 |
||||
09138000 00000000 |
||||
091380c0 00000100 |
||||
#Configure CPC1 as 256KB SRAM |
||||
09010100 00000000 |
||||
09010104 bffc0007 |
||||
09010f00 081e000d |
||||
09010000 80000000 |
||||
#Configure LAW for CPC1 |
||||
09000cd0 00000000 |
||||
09000cd4 bffc0000 |
||||
09000cd8 81000011 |
||||
#Configure alternate space |
||||
09000010 00000000 |
||||
09000014 bf000000 |
||||
09000018 81000000 |
||||
#Configure SPI controller |
||||
09110000 80000403 |
||||
09110020 2d170008 |
||||
09110024 00100008 |
||||
09110028 00100008 |
||||
0911002c 00100008 |
||||
#Flush PBL data |
||||
091380c0 000FFFFF |
||||
090e0200 bffd0000 |
||||
091380c0 000FFFFF |
@ -0,0 +1,30 @@ |
||||
CONFIG_PPC=y |
||||
CONFIG_MPC85xx=y |
||||
CONFIG_TARGET_T104XRDB=y |
||||
CONFIG_SPL=y |
||||
CONFIG_FIT=y |
||||
CONFIG_FIT_VERBOSE=y |
||||
CONFIG_OF_BOARD_SETUP=y |
||||
CONFIG_OF_STDOUT_VIA_ALIAS=y |
||||
CONFIG_SYS_EXTRA_OPTIONS="PPC_T1042,T1042RDB_PI,RAMBOOT_PBL,SPL_FSL_PBL,NAND,SECURE_BOOT" |
||||
CONFIG_BOOTDELAY=0 |
||||
CONFIG_HUSH_PARSER=y |
||||
CONFIG_CMD_GREPENV=y |
||||
CONFIG_CMD_MMC=y |
||||
CONFIG_CMD_SF=y |
||||
CONFIG_CMD_I2C=y |
||||
CONFIG_CMD_USB=y |
||||
CONFIG_CMD_DHCP=y |
||||
CONFIG_CMD_MII=y |
||||
CONFIG_CMD_PING=y |
||||
CONFIG_CMD_EXT2=y |
||||
CONFIG_CMD_FAT=y |
||||
CONFIG_SPI_FLASH=y |
||||
CONFIG_SPI_FLASH_STMICRO=y |
||||
CONFIG_NETDEVICES=y |
||||
CONFIG_E1000=y |
||||
CONFIG_SYS_NS16550=y |
||||
CONFIG_FSL_ESPI=y |
||||
CONFIG_OF_LIBFDT=y |
||||
CONFIG_RSA=y |
||||
CONFIG_DM=y |
@ -0,0 +1,18 @@ |
||||
Overview of SPL verified boot on powerpc/mpc85xx & arm/layerscape platforms |
||||
=========================================================================== |
||||
|
||||
Introduction |
||||
------------ |
||||
|
||||
This document provides an overview of how SPL verified boot works on powerpc/ |
||||
mpc85xx & arm/layerscape platforms. |
||||
|
||||
Methodology |
||||
----------- |
||||
|
||||
The SPL image is responsible for loading the next stage boot loader, which is |
||||
the main u-boot image. For secure boot process on these platforms ROM verifies |
||||
SPL image, so to continue chain of trust SPL image verifies U-boot image using |
||||
spl_validate_uboot(). This function uses QorIQ Trust Architecture header |
||||
(appended to U-boot image) to validate the U-boot binary just before passing |
||||
control to it. |
Loading…
Reference in new issue