Your ROOT_URL in app.ini is https://src.whiteboxsystems.nl/ but you are visiting http://src.whiteboxsystems.nl/Whitebox/u-boot/commit/8b6724aa5a2b53f59be513aa88a0300a4845aabb
You should set ROOT_URL correctly, otherwise the web may not work correctly.
7 changed files with
0 additions and
109 deletions
include/configs/omap3_beagle.h
include/configs/omap3_evm.h
include/configs/omap3_overo.h
include/configs/omap3_pandora.h
include/configs/omap3_sdp3430.h
include/configs/omap3_zoom1.h
include/configs/omap3_zoom2.h
@ -304,9 +304,6 @@
# define PISMO1_NAND_SIZE GPMC_SIZE_128M
# define PISMO1_ONEN_SIZE GPMC_SIZE_128M
# define CONFIG_SYS_MAX_FLASH_SECT 520 /* max number of sectors on */
/* one chip */
# define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of flash banks */
# define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
# define CONFIG_SYS_FLASH_BASE boot_flash_base
@ -323,21 +320,6 @@
# define CONFIG_ENV_OFFSET boot_flash_off
# define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
/*-----------------------------------------------------------------------
* CFI FLASH driver setup
*/
/* timeout values are in ticks */
# define CONFIG_SYS_FLASH_ERASE_TOUT (100 * CONFIG_SYS_HZ)
# define CONFIG_SYS_FLASH_WRITE_TOUT (100 * CONFIG_SYS_HZ)
/* Flash banks JFFS2 should use */
# define CONFIG_SYS_MAX_MTD_BANKS (CONFIG_SYS_MAX_FLASH_BANKS + \
CONFIG_SYS_MAX_NAND_DEVICE )
# define CONFIG_SYS_JFFS2_MEM_NAND
/* use flash_info[2] */
# define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS
# define CONFIG_SYS_JFFS2_NUM_BANKS 1
# ifndef __ASSEMBLY__
extern unsigned int boot_flash_base ;
extern volatile unsigned int boot_flash_env_addr ;
@ -296,9 +296,6 @@
# define PISMO1_NAND_SIZE GPMC_SIZE_128M
# define PISMO1_ONEN_SIZE GPMC_SIZE_128M
# define CONFIG_SYS_MAX_FLASH_SECT 520 /* max number of sectors */
/* on one chip */
# define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of flash banks */
# define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
# define CONFIG_SYS_FLASH_BASE boot_flash_base
@ -321,21 +318,6 @@
# define CONFIG_ENV_OFFSET boot_flash_off
# define CONFIG_ENV_ADDR boot_flash_env_addr
/*-----------------------------------------------------------------------
* CFI FLASH driver setup
*/
/* timeout values are in ticks */
# define CONFIG_SYS_FLASH_ERASE_TOUT (100 * CONFIG_SYS_HZ)
# define CONFIG_SYS_FLASH_WRITE_TOUT (100 * CONFIG_SYS_HZ)
/* Flash banks JFFS2 should use */
# define CONFIG_SYS_MAX_MTD_BANKS (CONFIG_SYS_MAX_FLASH_BANKS + \
CONFIG_SYS_MAX_NAND_DEVICE )
# define CONFIG_SYS_JFFS2_MEM_NAND
/* use flash_info[2] */
# define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS
# define CONFIG_SYS_JFFS2_NUM_BANKS 1
# ifndef __ASSEMBLY__
extern unsigned int boot_flash_base ;
extern volatile unsigned int boot_flash_env_addr ;
@ -269,9 +269,6 @@
# define PISMO1_NAND_SIZE GPMC_SIZE_128M
# define PISMO1_ONEN_SIZE GPMC_SIZE_128M
# define CONFIG_SYS_MAX_FLASH_SECT 520 /* max number of sectors on */
/* one chip */
# define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of flash banks */
# define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
# define CONFIG_SYS_FLASH_BASE boot_flash_base
@ -288,21 +285,6 @@
# define CONFIG_ENV_OFFSET boot_flash_off
# define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
/*-----------------------------------------------------------------------
* CFI FLASH driver setup
*/
/* timeout values are in ticks */
# define CONFIG_SYS_FLASH_ERASE_TOUT (100 * CONFIG_SYS_HZ)
# define CONFIG_SYS_FLASH_WRITE_TOUT (100 * CONFIG_SYS_HZ)
/* Flash banks JFFS2 should use */
# define CONFIG_SYS_MAX_MTD_BANKS (CONFIG_SYS_MAX_FLASH_BANKS + \
CONFIG_SYS_MAX_NAND_DEVICE )
# define CONFIG_SYS_JFFS2_MEM_NAND
/* use flash_info[2] */
# define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS
# define CONFIG_SYS_JFFS2_NUM_BANKS 1
# ifndef __ASSEMBLY__
extern unsigned int boot_flash_base ;
extern volatile unsigned int boot_flash_env_addr ;
@ -261,40 +261,20 @@
# define PISMO1_NAND_SIZE GPMC_SIZE_128M
# define PISMO1_ONEN_SIZE GPMC_SIZE_128M
# define CONFIG_SYS_MAX_FLASH_SECT 520 /* max number of sectors on */
/* one chip */
# define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of flash banks */
# define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
# define CONFIG_SYS_FLASH_BASE boot_flash_base
/* Monitor at start of flash */
# define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
# define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
# define CONFIG_ENV_IS_IN_NAND 1
# define ONENAND_ENV_OFFSET 0x240000 /* environment starts here */
# define SMNAND_ENV_OFFSET 0x240000 /* environment starts here */
# define CONFIG_SYS_ENV_SECT_SIZE boot_flash_sec
# define CONFIG_ENV_OFFSET boot_flash_off
# define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
/*-----------------------------------------------------------------------
* CFI FLASH driver setup
*/
/* timeout values are in ticks */
# define CONFIG_SYS_FLASH_ERASE_TOUT (100 * CONFIG_SYS_HZ)
# define CONFIG_SYS_FLASH_WRITE_TOUT (100 * CONFIG_SYS_HZ)
/* Flash banks JFFS2 should use */
# define CONFIG_SYS_MAX_MTD_BANKS (CONFIG_SYS_MAX_FLASH_BANKS + \
CONFIG_SYS_MAX_NAND_DEVICE )
# define CONFIG_SYS_JFFS2_MEM_NAND
/* use flash_info[2] */
# define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS
# define CONFIG_SYS_JFFS2_NUM_BANKS 1
# ifndef __ASSEMBLY__
extern unsigned int boot_flash_base ;
extern volatile unsigned int boot_flash_env_addr ;
@ -159,10 +159,6 @@
# define PHYS_FLASH_SIZE (128 << 20)
# define CONFIG_SYS_MAX_FLASH_SECT 512 /* max sectors on one chip */
/* timeout values are in milliseconds */
# define CONFIG_SYS_FLASH_ERASE_TOUT (100 * CONFIG_SYS_HZ)
# define CONFIG_SYS_FLASH_WRITE_TOUT (100 * CONFIG_SYS_HZ)
/* OMITTED: single 2 Gbit KFM2G16 OneNAND flash */
# define CONFIG_ENV_IS_IN_FLASH 1
@ -338,9 +334,6 @@
# define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
# define CONFIG_SYS_MONITOR_LEN (256 << 10)
# define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS
# define CONFIG_SYS_JFFS2_NUM_BANKS 1
/*
* NAND FLASH usage . . . default nCS1 :
* - four 128 KB sectors for X - Loader
@ -277,9 +277,6 @@
# define PISMO1_NAND_SIZE GPMC_SIZE_128M
# define PISMO1_ONEN_SIZE GPMC_SIZE_128M
# define CONFIG_SYS_MAX_FLASH_SECT 520 /* max number of sectors on */
/* one chip */
# define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of flash banks */
# define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
# define CONFIG_SYS_FLASH_BASE boot_flash_base
@ -296,21 +293,6 @@
# define CONFIG_ENV_OFFSET boot_flash_off
# define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
/*-----------------------------------------------------------------------
* CFI FLASH driver setup
*/
/* timeout values are in ticks */
# define CONFIG_SYS_FLASH_ERASE_TOUT (100 * CONFIG_SYS_HZ)
# define CONFIG_SYS_FLASH_WRITE_TOUT (100 * CONFIG_SYS_HZ)
/* Flash banks JFFS2 should use */
# define CONFIG_SYS_MAX_MTD_BANKS (CONFIG_SYS_MAX_FLASH_BANKS + \
CONFIG_SYS_MAX_NAND_DEVICE )
# define CONFIG_SYS_JFFS2_MEM_NAND
/* use flash_info[2] */
# define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS
# define CONFIG_SYS_JFFS2_NUM_BANKS 1
# ifndef __ASSEMBLY__
extern unsigned int boot_flash_base ;
extern volatile unsigned int boot_flash_env_addr ;
@ -246,9 +246,6 @@
# define PISMO1_NAND_SIZE GPMC_SIZE_128M
# define PISMO1_ONEN_SIZE GPMC_SIZE_128M
# define CONFIG_SYS_MAX_FLASH_SECT 520 /* max number of sectors on */
/* one chip */
# define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of flash banks */
# define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
# define CONFIG_SYS_FLASH_BASE boot_flash_base
@ -263,13 +260,6 @@
# define CONFIG_ENV_OFFSET boot_flash_off
# define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
/*-----------------------------------------------------------------------
* CFI FLASH driver setup
*/
/* timeout values are in ticks */
# define CONFIG_SYS_FLASH_ERASE_TOUT (100 * CONFIG_SYS_HZ)
# define CONFIG_SYS_FLASH_WRITE_TOUT (100 * CONFIG_SYS_HZ)
# ifndef __ASSEMBLY__
extern unsigned int boot_flash_base ;
extern volatile unsigned int boot_flash_env_addr ;