Kim Phillips
12 years ago
commit
9a32084ea0
@ -0,0 +1,91 @@ |
||||
/*
|
||||
* U-boot - muldi3.c contains routines for mult and div |
||||
* |
||||
* |
||||
* See file CREDITS for list of people who contributed to this |
||||
* project. |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, |
||||
* MA 02110-1301 USA |
||||
*/ |
||||
|
||||
/* Generic function got from GNU gcc package, libgcc2.c */ |
||||
#ifndef SI_TYPE_SIZE |
||||
#define SI_TYPE_SIZE 32 |
||||
#endif |
||||
#define __ll_B (1L << (SI_TYPE_SIZE / 2)) |
||||
#define __ll_lowpart(t) ((USItype) (t) % __ll_B) |
||||
#define __ll_highpart(t) ((USItype) (t) / __ll_B) |
||||
#define BITS_PER_UNIT 8 |
||||
|
||||
#if !defined(umul_ppmm) |
||||
#define umul_ppmm(w1, w0, u, v) \ |
||||
do { \
|
||||
USItype __x0, __x1, __x2, __x3; \
|
||||
USItype __ul, __vl, __uh, __vh; \
|
||||
\
|
||||
__ul = __ll_lowpart(u); \
|
||||
__uh = __ll_highpart(u); \
|
||||
__vl = __ll_lowpart(v); \
|
||||
__vh = __ll_highpart(v); \
|
||||
\
|
||||
__x0 = (USItype) __ul * __vl; \
|
||||
__x1 = (USItype) __ul * __vh; \
|
||||
__x2 = (USItype) __uh * __vl; \
|
||||
__x3 = (USItype) __uh * __vh; \
|
||||
\
|
||||
__x1 += __ll_highpart(__x0); /* this can't give carry */\
|
||||
__x1 += __x2; /* but this indeed can */ \
|
||||
if (__x1 < __x2) /* did we get it? */ \
|
||||
__x3 += __ll_B; /* yes, add it in the proper pos. */ \
|
||||
\
|
||||
(w1) = __x3 + __ll_highpart(__x1); \
|
||||
(w0) = __ll_lowpart(__x1) * __ll_B + __ll_lowpart(__x0);\
|
||||
} while (0) |
||||
#endif |
||||
|
||||
#if !defined(__umulsidi3) |
||||
#define __umulsidi3(u, v) \ |
||||
({DIunion __w; \
|
||||
umul_ppmm(__w.s.high, __w.s.low, u, v); \
|
||||
__w.ll; }) |
||||
#endif |
||||
|
||||
typedef unsigned int USItype __attribute__ ((mode(SI))); |
||||
typedef int SItype __attribute__ ((mode(SI))); |
||||
typedef int DItype __attribute__ ((mode(DI))); |
||||
typedef int word_type __attribute__ ((mode(__word__))); |
||||
|
||||
struct DIstruct { |
||||
SItype low, high; |
||||
}; |
||||
typedef union { |
||||
struct DIstruct s; |
||||
DItype ll; |
||||
} DIunion; |
||||
|
||||
DItype __muldi3(DItype u, DItype v) |
||||
{ |
||||
DIunion w; |
||||
DIunion uu, vv; |
||||
|
||||
uu.ll = u, vv.ll = v; |
||||
/* panic("kernel panic for __muldi3"); */ |
||||
w.ll = __umulsidi3(uu.s.low, vv.s.low); |
||||
w.s.high += ((USItype) uu.s.low * (USItype) vv.s.high |
||||
+ (USItype) uu.s.high * (USItype) vv.s.low); |
||||
|
||||
return w.ll; |
||||
} |
||||
@ -0,0 +1,96 @@ |
||||
/*
|
||||
* Copyright 2013 Freescale Semiconductor, Inc. |
||||
* Author: Prabhakar Kushwaha <prabhakar@freescale.com> |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify it |
||||
* under the terms of the GNU General Public License as published by the Free |
||||
* Software Foundation; either version 2 of the License, or (at your option) |
||||
* any later version. |
||||
*/ |
||||
|
||||
#include <config.h> |
||||
#include <common.h> |
||||
#include <asm/io.h> |
||||
#include <asm/immap_85xx.h> |
||||
#include <asm/fsl_serdes.h> |
||||
|
||||
#define SRDS1_MAX_LANES 4 |
||||
|
||||
static u32 serdes1_prtcl_map; |
||||
|
||||
static u8 serdes1_cfg_tbl[][SRDS1_MAX_LANES] = { |
||||
[0] = {NONE, NONE, NONE, NONE}, |
||||
[1] = {PCIE1, PCIE2, CPRI2, CPRI1}, |
||||
[2] = {PCIE1, PCIE2, CPRI2, CPRI1}, |
||||
[3] = {PCIE1, PCIE2, CPRI2, CPRI1}, |
||||
[4] = {PCIE1, PCIE2, CPRI2, CPRI1}, |
||||
[5] = {PCIE1, PCIE2, CPRI2, CPRI1}, |
||||
[6] = {PCIE1, PCIE2, SGMII_TSEC1, CPRI1}, |
||||
[7] = {PCIE1, PCIE2, SGMII_TSEC1, CPRI1}, |
||||
[8] = {PCIE1, PCIE2, SGMII_TSEC1, CPRI1}, |
||||
[9] = {PCIE1, PCIE2, SGMII_TSEC1, CPRI1}, |
||||
[10] = {PCIE1, PCIE2, SGMII_TSEC1, CPRI1}, |
||||
[11] = {PCIE1, PCIE2, SGMII_TSEC1, SGMII_TSEC2}, |
||||
[12] = {PCIE1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[13] = {PCIE1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[14] = {PCIE1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[15] = {PCIE1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[16] = {PCIE1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[17] = {PCIE1, SGMII_TSEC2, SGMII_TSEC1, CPRI1}, |
||||
[18] = {PCIE1, SGMII_TSEC2, SGMII_TSEC1, CPRI1}, |
||||
[19] = {PCIE1, SGMII_TSEC2, SGMII_TSEC1, CPRI1}, |
||||
[20] = {PCIE1, SGMII_TSEC2, SGMII_TSEC1, CPRI1}, |
||||
[21] = {PCIE1, SGMII_TSEC2, SGMII_TSEC1, CPRI1}, |
||||
[22] = {PCIE1, PCIE2, CPRI2, CPRI1}, |
||||
[23] = {PCIE1, PCIE2, CPRI2, CPRI1}, |
||||
[24] = {PCIE1, PCIE2, CPRI2, CPRI1}, |
||||
[25] = {PCIE1, PCIE2, CPRI2, CPRI1}, |
||||
[26] = {PCIE1, PCIE2, CPRI2, CPRI1}, |
||||
[27] = {PCIE1, PCIE2, SGMII_TSEC1, CPRI1}, |
||||
[28] = {PCIE1, PCIE2, SGMII_TSEC1, CPRI1}, |
||||
[29] = {PCIE1, PCIE2, SGMII_TSEC1, CPRI1}, |
||||
[30] = {PCIE1, PCIE2, SGMII_TSEC1, CPRI1}, |
||||
[31] = {PCIE1, PCIE2, SGMII_TSEC1, CPRI1}, |
||||
[32] = {PCIE1, PCIE2, SGMII_TSEC1, SGMII_TSEC2}, |
||||
[33] = {PCIE1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[34] = {PCIE1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[35] = {PCIE1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[36] = {PCIE1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[37] = {PCIE1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[38] = {PCIE1, SGMII_TSEC2, SGMII_TSEC1, CPRI1}, |
||||
[39] = {PCIE1, SGMII_TSEC2, SGMII_TSEC1, CPRI1}, |
||||
[40] = {PCIE1, SGMII_TSEC2, SGMII_TSEC1, CPRI1}, |
||||
[41] = {PCIE1, SGMII_TSEC2, SGMII_TSEC1, CPRI1}, |
||||
[42] = {PCIE1, SGMII_TSEC2, SGMII_TSEC1, CPRI1}, |
||||
[43] = {SGMII_TSEC1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[44] = {SGMII_TSEC1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[45] = {SGMII_TSEC1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[46] = {SGMII_TSEC1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
[47] = {SGMII_TSEC1, SGMII_TSEC2, CPRI2, CPRI1}, |
||||
}; |
||||
|
||||
int is_serdes_configured(enum srds_prtcl prtcl) |
||||
{ |
||||
return (1 << prtcl) & serdes1_prtcl_map; |
||||
} |
||||
|
||||
void fsl_serdes_init(void) |
||||
{ |
||||
ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR); |
||||
u32 pordevsr = in_be32(&gur->pordevsr); |
||||
u32 srds_cfg = (pordevsr & MPC85xx_PORDEVSR_IO_SEL) >> |
||||
MPC85xx_PORDEVSR_IO_SEL_SHIFT; |
||||
int lane; |
||||
|
||||
debug("PORDEVSR[IO_SEL_SRDS] = %x\n", srds_cfg); |
||||
|
||||
if (srds_cfg >= ARRAY_SIZE(serdes1_cfg_tbl)) { |
||||
printf("Invalid PORDEVSR[IO_SEL_SRDS] = %d\n", srds_cfg); |
||||
return; |
||||
} |
||||
|
||||
for (lane = 0; lane < SRDS1_MAX_LANES; lane++) { |
||||
enum srds_prtcl lane_prtcl = serdes1_cfg_tbl[srds_cfg][lane]; |
||||
serdes1_prtcl_map |= (1 << lane_prtcl); |
||||
} |
||||
} |
||||
Some files were not shown because too many files have changed in this diff Show More
Loading…
Reference in new issue