Your ROOT_URL in app.ini is https://src.whiteboxsystems.nl/ but you are visiting http://src.whiteboxsystems.nl/Whitebox/u-boot/commit/ad88297e2f14220f34417d1304d256285887aed4
You should set ROOT_URL correctly, otherwise the web may not work correctly.
3 changed files with
13 additions and
5 deletions
CHANGELOG
board/dbau1x00/lowlevel_init.S
include/configs/dbau1x00.h
@ -1,6 +1,12 @@
======================================================================
Changes since U-Boot 1.1.4:
======================================================================
* Fix dbau1x00 Board
- Fix dbau1x00 boards broken by dbau1550 patch
PLL:s were not set for boards other than 1550.
Flash CFI caused card to hang due to undefined CFG_FLASH_BANKS_LIST.
Default boot is now bootp for cards other than 1550.
Patch by Thomas Lange Aug 10 2005
* Fixes common/cmd_flash.c:
@ -185,6 +185,8 @@ tlbloop:
bne t 0 , t 2 , t l b l o o p
nop
# endif / * C O N F I G _ D B A U 1 5 5 0 * /
/* First setup pll:s to make serial work ok */
/* We have a 12 MHz crystal */
li t 0 , S Y S _ C P U P L L
@ -205,6 +207,7 @@ tlbloop:
sw t 1 , 0 ( t 0 ) / * a u x p l l * /
sync
# ifdef C O N F I G _ D B A U 1 5 5 0
/* Static memory controller */
/* RCE0 - can not change while fetching, do so from icache */
move t 2 , r a / * S t o r e r e t u r n a d d r e s s * /
@ -237,7 +240,7 @@ noCacheJump:
sw t 1 , 0 ( t 0 )
# else / * C O N F I G _ D B A U 1 5 5 0 * /
li t 0 , M E M _ S T T I M E 0
li t 1 , 0 x00 0 1 4 C 0 F
li t 1 , 0 x04 0 1 8 1 D 7
sw t 1 , 0 ( t 0 )
/* RCE0 AMD 29LV640M MirrorBit Flash */
@ -81,8 +81,7 @@
CFG_CMD_MII | CFG_CMD_RUN | CFG_CMD_BDI | CFG_CMD_BEDBUG | \
CFG_CMD_NFS | CFG_CMD_ELF | CFG_CMD_PCMCIA | CFG_CMD_I2C ) )
# else /* CONFIG_DBAU1550 */
/* Boot from Compact flash partition 2 as default */
# define CONFIG_BOOTCOMMAND "ide reset;disk 0x81000000 0:2;bootm"
# define CONFIG_BOOTCOMMAND "bootp;bootm"
# define CONFIG_COMMANDS ((CONFIG_CMD_DFL | CFG_CMD_IDE | CFG_CMD_DHCP | CFG_CMD_ELF) & \
~ ( CFG_CMD_ENV | CFG_CMD_FAT | CFG_CMD_FLASH | CFG_CMD_FPGA | \
@ -133,8 +132,6 @@
# define PHYS_FLASH_1 0xb8000000 /* Flash Bank #1 */
# define PHYS_FLASH_2 0xbc000000 /* Flash Bank #2 */
# define CFG_FLASH_BANKS_LIST {PHYS_FLASH_1, PHYS_FLASH_2}
# else /* CONFIG_DBAU1550 */
# define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
@ -145,6 +142,8 @@
# endif /* CONFIG_DBAU1550 */
# define CFG_FLASH_BANKS_LIST {PHYS_FLASH_1, PHYS_FLASH_2}
# define CFG_FLASH_CFI 1
# define CFG_FLASH_CFI_DRIVER 1