Signed-off-by: Stefan Kristiansson <stefan.kristiansson@saunalahti.fi>master
parent
30de1014a7
commit
ca9d3ab5c7
@ -0,0 +1,28 @@ |
||||
/*
|
||||
* (C) Copyright 2011, Stefan Kristiansson <stefan.kristiansson@saunalahti.fi> |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#ifndef __ASM_OPENRISC_BITOPS_H |
||||
#define __ASM_OPENRISC_BITOPS_H |
||||
|
||||
#define PLATFORM_FLS |
||||
#include <asm/bitops/fls.h> |
||||
#define PLATFORM_FFS |
||||
#include <asm/bitops/ffs.h> |
||||
|
||||
#endif /* __ASM_GENERIC_BITOPS_H */ |
@ -0,0 +1,26 @@ |
||||
/*
|
||||
* OpenRISC Linux |
||||
* |
||||
* Copyright (C) 2010-2011 Jonas Bonn <jonas@southpole.se> |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License as published by |
||||
* the Free Software Foundation; either version 2 of the License, or |
||||
* (at your option) any later version. |
||||
*/ |
||||
|
||||
#ifndef __ASM_OPENRISC_FFS_H |
||||
#define __ASM_OPENRISC_FFS_H |
||||
|
||||
static inline int ffs(int x) |
||||
{ |
||||
int ret; |
||||
|
||||
__asm__ ("l.ff1 %0,%1" |
||||
: "=r" (ret) |
||||
: "r" (x)); |
||||
|
||||
return ret; |
||||
} |
||||
|
||||
#endif /* __ASM_OPENRISC_FFS_H */ |
@ -0,0 +1,26 @@ |
||||
/*
|
||||
* OpenRISC Linux |
||||
* |
||||
* Copyright (C) 2010-2011 Jonas Bonn <jonas@southpole.se> |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License as published by |
||||
* the Free Software Foundation; either version 2 of the License, or |
||||
* (at your option) any later version. |
||||
*/ |
||||
|
||||
#ifndef __ASM_OPENRISC_FLS_H |
||||
#define __ASM_OPENRISC_FLS_H |
||||
|
||||
static inline int fls(int x) |
||||
{ |
||||
int ret; |
||||
|
||||
__asm__ ("l.fl1 %0,%1" |
||||
: "=r" (ret) |
||||
: "r" (x)); |
||||
|
||||
return ret; |
||||
} |
||||
|
||||
#endif /* __ASM_OPENRISC_FLS_H */ |
@ -0,0 +1 @@ |
||||
#include <linux/byteorder/big_endian.h> |
@ -0,0 +1,35 @@ |
||||
/*
|
||||
* (C) Copyright 2011, Stefan Kristiansson <stefan.kristiansson@saunalahti.fi> |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#ifndef __ASM_OPENRISC_CACHE_H_ |
||||
#define __ASM_OPENRISC_CACHE_H_ |
||||
|
||||
/*
|
||||
* Valid L1 data cache line sizes for the OpenRISC architecture are |
||||
* 16 and 32 bytes. |
||||
* If the board configuration has not specified one we default to the |
||||
* largest of these values for alignment of DMA buffers. |
||||
*/ |
||||
#ifdef CONFIG_SYS_CACHELINE_SIZE |
||||
#define ARCH_DMA_MINALIGN CONFIG_SYS_CACHELINE_SIZE |
||||
#else |
||||
#define ARCH_DMA_MINALIGN 32 |
||||
#endif |
||||
|
||||
#endif /* __ASM_OPENRISC_CACHE_H_ */ |
@ -0,0 +1,24 @@ |
||||
/*
|
||||
* Copyright 2009 Freescale Semiconductor, Inc. |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
* |
||||
*/ |
||||
|
||||
#ifndef _ASM_CONFIG_H_ |
||||
#define _ASM_CONFIG_H_ |
||||
|
||||
#endif |
@ -0,0 +1 @@ |
||||
#include <asm-generic/errno.h> |
@ -0,0 +1,74 @@ |
||||
/*
|
||||
* (C) Copyright 2004 Atmark Techno, Inc. |
||||
* |
||||
* Yasushi SHOJI <yashi@atmark-techno.com> |
||||
* |
||||
* See file CREDITS for list of people who contributed to this |
||||
* project. |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#ifndef __ASM_GBL_DATA_H |
||||
#define __ASM_GBL_DATA_H |
||||
/*
|
||||
* The following data structure is placed in some memory wich is |
||||
* available very early after boot (like DPRAM on MPC8xx/MPC82xx, or |
||||
* some locked parts of the data cache) to allow for a minimum set of |
||||
* global variables during system initialization (until we have set |
||||
* up the memory controller so that we can use RAM). |
||||
* |
||||
* Keep it *SMALL* and remember to set GENERATED_GBL_DATA_SIZE > sizeof(gd_t) |
||||
*/ |
||||
|
||||
typedef struct global_data { |
||||
bd_t *bd; |
||||
unsigned long flags; |
||||
unsigned long baudrate; |
||||
unsigned long cpu_clk; /* CPU clock in Hz! */ |
||||
unsigned long have_console; /* serial_init() was called */ |
||||
phys_size_t ram_size; /* RAM size */ |
||||
unsigned long env_addr; /* Address of Environment struct */ |
||||
unsigned long env_valid; /* Checksum of Environment valid? */ |
||||
unsigned long fb_base; /* base address of frame buffer */ |
||||
void **jt; /* jump table */ |
||||
char env_buf[32]; /* buffer for getenv() before reloc. */ |
||||
} gd_t; |
||||
|
||||
/*
|
||||
* Global Data Flags |
||||
*/ |
||||
/* Code was relocated to RAM */ |
||||
#define GD_FLG_RELOC 0x00001 |
||||
/* Devices have been initialized */ |
||||
#define GD_FLG_DEVINIT 0x00002 |
||||
/* Silent mode */ |
||||
#define GD_FLG_SILENT 0x00004 |
||||
/* Critical POST test failed */ |
||||
#define GD_FLG_POSTFAIL 0x00008 |
||||
/* POST seqeunce aborted */ |
||||
#define GD_FLG_POSTSTOP 0x00010 |
||||
/* Log Buffer has been initialized */ |
||||
#define GD_FLG_LOGINIT 0x00020 |
||||
/* Disable console (in & out) */ |
||||
#define GD_FLG_DISABLE_CONSOLE 0x00040 |
||||
/* Environment imported into hash table */ |
||||
#define GD_FLG_ENV_READY 0x00080 |
||||
|
||||
/* OR32 GCC already has r10 set as fixed-use */ |
||||
#define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("r10") |
||||
|
||||
#endif /* __ASM_GBL_DATA_H */ |
@ -0,0 +1,84 @@ |
||||
/*
|
||||
* OpenRISC gpio driver |
||||
* |
||||
* Copyright (C) 2011 Stefan Kristiansson <stefan.kristiansson@saunalahti.fi> |
||||
* |
||||
* based on nios2 gpio driver |
||||
* Copyright (C) 2010 Thomas Chou <thomas@wytron.com.tw> |
||||
* |
||||
* when CONFIG_SYS_GPIO_BASE is not defined, board may provide |
||||
* its own driver. |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#ifdef CONFIG_SYS_GPIO_BASE |
||||
#include <asm/io.h> |
||||
|
||||
static inline int gpio_request(unsigned gpio, const char *label) |
||||
{ |
||||
return 0; |
||||
} |
||||
|
||||
static inline int gpio_free(unsigned gpio) |
||||
{ |
||||
return 0; |
||||
} |
||||
|
||||
static inline int gpio_get_value(unsigned gpio) |
||||
{ |
||||
return (readb(CONFIG_SYS_GPIO_BASE + gpio/8) >> gpio%8) & 0x1; |
||||
} |
||||
|
||||
static inline void gpio_set_value(unsigned gpio, int value) |
||||
{ |
||||
u8 tmp = readb(CONFIG_SYS_GPIO_BASE + gpio/8); |
||||
|
||||
if (value) |
||||
tmp |= (1 << gpio%8); |
||||
else |
||||
tmp &= ~(1 << gpio%8); |
||||
writeb(tmp, CONFIG_SYS_GPIO_BASE + gpio/8); |
||||
} |
||||
|
||||
static inline int gpio_direction_input(unsigned gpio) |
||||
{ |
||||
gpio_set_value(gpio + CONFIG_SYS_GPIO_WIDTH, 0); |
||||
|
||||
return 0; |
||||
} |
||||
|
||||
static inline int gpio_direction_output(unsigned gpio, int value) |
||||
{ |
||||
gpio_set_value(gpio + CONFIG_SYS_GPIO_WIDTH, 1); |
||||
gpio_set_value(gpio, value); |
||||
|
||||
return 0; |
||||
} |
||||
|
||||
static inline int gpio_is_valid(int number) |
||||
{ |
||||
return ((unsigned)number) < CONFIG_SYS_GPIO_WIDTH; |
||||
} |
||||
#else |
||||
extern int gpio_request(unsigned gpio, const char *label); |
||||
extern int gpio_free(unsigned gpio); |
||||
extern int gpio_direction_input(unsigned gpio); |
||||
extern int gpio_direction_output(unsigned gpio, int value); |
||||
extern int gpio_get_value(unsigned gpio); |
||||
extern void gpio_set_value(unsigned gpio, int value); |
||||
extern int gpio_is_valid(int number); |
||||
#endif /* CONFIG_SYS_GPIO_BASE */ |
@ -0,0 +1,112 @@ |
||||
/*
|
||||
* (C) Copyright 2011, Julius Baxter <julius@opencores.org> |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#ifndef __ASM_OPENRISC_IO_H |
||||
#define __ASM_OPENRISC_IO_H |
||||
|
||||
/*
|
||||
* Given a physical address and a length, return a virtual address |
||||
* that can be used to access the memory range with the caching |
||||
* properties specified by "flags". |
||||
*/ |
||||
#define MAP_NOCACHE (0) |
||||
#define MAP_WRCOMBINE (0) |
||||
#define MAP_WRBACK (0) |
||||
#define MAP_WRTHROUGH (0) |
||||
|
||||
static inline void * |
||||
map_physmem(phys_addr_t paddr, unsigned long len, unsigned long flags) |
||||
{ |
||||
return (void *)paddr; |
||||
} |
||||
|
||||
/*
|
||||
* Take down a mapping set up by map_physmem(). |
||||
*/ |
||||
static inline void unmap_physmem(void *vaddr, unsigned long flags) |
||||
{ |
||||
|
||||
} |
||||
|
||||
/*
|
||||
* Change virtual addresses to physical addresses |
||||
*/ |
||||
static inline phys_addr_t virt_to_phys(void *vaddr) |
||||
{ |
||||
return (phys_addr_t)(vaddr); |
||||
} |
||||
|
||||
|
||||
/*
|
||||
* readX/writeX() are used to access memory mapped devices. On some |
||||
* architectures the memory mapped IO stuff needs to be accessed |
||||
* differently. On the openrisc architecture, we just read/write the |
||||
* memory location directly. |
||||
*/ |
||||
#define readb(addr) (*(volatile unsigned char *) (addr)) |
||||
#define readw(addr) (*(volatile unsigned short *) (addr)) |
||||
#define readl(addr) (*(volatile unsigned int *) (addr)) |
||||
#define __raw_readb readb |
||||
#define __raw_readw readw |
||||
#define __raw_readl readl |
||||
|
||||
#define writeb(b, addr) ((*(volatile unsigned char *) (addr)) = (b)) |
||||
#define writew(b, addr) ((*(volatile unsigned short *) (addr)) = (b)) |
||||
#define writel(b, addr) ((*(volatile unsigned int *) (addr)) = (b)) |
||||
#define __raw_writeb writeb |
||||
#define __raw_writew writew |
||||
#define __raw_writel writel |
||||
|
||||
#define memset_io(a, b, c) memset((void *)(a), (b), (c)) |
||||
#define memcpy_fromio(a, b, c) memcpy((a), (void *)(b), (c)) |
||||
#define memcpy_toio(a, b, c) memcpy((void *)(a), (b), (c)) |
||||
|
||||
/*
|
||||
* Again, OpenRISC does not require mem IO specific function. |
||||
*/ |
||||
|
||||
|
||||
#define IO_BASE 0x0 |
||||
#define IO_SPACE_LIMIT 0xffffffff |
||||
|
||||
#define inb(port) readb((port + IO_BASE)) |
||||
#define outb(value, port) writeb((value), (port + IO_BASE)) |
||||
#define inb_p(port) inb((port)) |
||||
#define outb_p(value, port) outb((value), (port)) |
||||
|
||||
/*
|
||||
* Convert a physical pointer to a virtual kernel pointer for /dev/mem |
||||
* access |
||||
*/ |
||||
#define xlate_dev_mem_ptr(p) __va(p) |
||||
|
||||
/*
|
||||
* Convert a virtual cached pointer to an uncached pointer |
||||
*/ |
||||
#define xlate_dev_kmem_ptr(p) p |
||||
|
||||
#define ioread8(addr) readb(addr) |
||||
#define ioread16(addr) readw(addr) |
||||
#define ioread32(addr) readl(addr) |
||||
|
||||
#define iowrite8(v, addr) writeb((v), (addr)) |
||||
#define iowrite16(v, addr) writew((v), (addr)) |
||||
#define iowrite32(v, addr) writel((v), (addr)) |
||||
|
||||
#endif |
@ -0,0 +1,41 @@ |
||||
/*
|
||||
* (C) Copyright 2011, Stefan Kristiansson <stefan.kristiansson@saunalahti.fi> |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#ifndef _OPENRISC_EXC_H_ |
||||
#define _OPENRISC_EXC_H_ |
||||
|
||||
#define EXC_RESET 0x01 |
||||
#define EXC_BUS_ERROR 0x02 |
||||
#define EXC_DATA_PAGE_FAULT 0x03 |
||||
#define EXC_INSTR_PAGE_FAULT 0x04 |
||||
#define EXC_TIMER 0x05 |
||||
#define EXC_ALIGNMENT 0x06 |
||||
#define EXC_ILLEGAL_INSTR 0x07 |
||||
#define EXC_EXT_IRQ 0x08 |
||||
#define EXC_DTLB_MISS 0x09 |
||||
#define EXC_ITLB_MISS 0x0a |
||||
#define EXC_RANGE 0x0b |
||||
#define EXC_SYSCALL 0x0c |
||||
#define EXC_FLOAT_POINT 0x0d |
||||
#define EXC_TRAP 0x0e |
||||
|
||||
void exception_install_handler(int exception, void (*handler)(void)); |
||||
void exception_free_handler(int exception); |
||||
|
||||
#endif |
@ -0,0 +1,72 @@ |
||||
/*
|
||||
* Based on microblaze implementation: |
||||
* Copyright (C) 2003 John Williams <jwilliams@itee.uq.edu.au> |
||||
* Copyright (C) 2001,2002 NEC Corporation |
||||
* Copyright (C) 2001,2002 Miles Bader <miles@gnu.org> |
||||
* |
||||
* This file is subject to the terms and conditions of the GNU General |
||||
* Public License. See the file COPYING in the main directory of this |
||||
* archive for more details. |
||||
* |
||||
* Written by Miles Bader <miles@gnu.org> |
||||
* Microblaze port by John Williams |
||||
*/ |
||||
|
||||
#ifndef __ASM_OPENRISC_POSIX_TYPES_H |
||||
#define __ASM_OPENRISC_POSIX_TYPES_H |
||||
|
||||
typedef unsigned int __kernel_dev_t; |
||||
typedef unsigned long __kernel_ino_t; |
||||
typedef unsigned long long __kernel_ino64_t; |
||||
typedef unsigned int __kernel_mode_t; |
||||
typedef unsigned int __kernel_nlink_t; |
||||
typedef long __kernel_off_t; |
||||
typedef long long __kernel_loff_t; |
||||
typedef int __kernel_pid_t; |
||||
typedef unsigned short __kernel_ipc_pid_t; |
||||
typedef unsigned int __kernel_uid_t; |
||||
typedef unsigned int __kernel_gid_t; |
||||
typedef unsigned int __kernel_size_t; |
||||
typedef int __kernel_ssize_t; |
||||
typedef int __kernel_ptrdiff_t; |
||||
typedef long __kernel_time_t; |
||||
typedef long __kernel_suseconds_t; |
||||
typedef long __kernel_clock_t; |
||||
typedef int __kernel_daddr_t; |
||||
typedef char *__kernel_caddr_t; |
||||
typedef unsigned short __kernel_uid16_t; |
||||
typedef unsigned short __kernel_gid16_t; |
||||
typedef unsigned int __kernel_uid32_t; |
||||
typedef unsigned int __kernel_gid32_t; |
||||
|
||||
typedef unsigned short __kernel_old_uid_t; |
||||
typedef unsigned short __kernel_old_gid_t; |
||||
|
||||
|
||||
typedef struct { |
||||
#if defined(__KERNEL__) || defined(__USE_ALL) |
||||
int val[2]; |
||||
#else /* !defined(__KERNEL__) && !defined(__USE_ALL) */ |
||||
int __val[2]; |
||||
#endif /* !defined(__KERNEL__) && !defined(__USE_ALL) */ |
||||
} __kernel_fsid_t; |
||||
|
||||
|
||||
#if defined(__KERNEL__) || !defined(__GLIBC__) || (__GLIBC__ < 2) |
||||
|
||||
#undef __FD_SET |
||||
#define __FD_SET(fd, fd_set) \ |
||||
__set_bit(fd, (void *)&((__kernel_fd_set *)fd_set)->fds_bits) |
||||
#undef __FD_CLR |
||||
#define __FD_CLR(fd, fd_set) \ |
||||
__clear_bit(fd, (void *)&((__kernel_fd_set *)fd_set)->fds_bits) |
||||
#undef __FD_ISSET |
||||
#define __FD_ISSET(fd, fd_set) \ |
||||
__test_bit(fd, (void *)&((__kernel_fd_set *)fd_set)->fds_bits) |
||||
#undef __FD_ZERO |
||||
#define __FD_ZERO(fd_set) \ |
||||
memset(fd_set, 0, sizeof(*(fd_set *)fd_set)) |
||||
|
||||
#endif /* defined(__KERNEL__) || !defined(__GLIBC__) || (__GLIBC__ < 2) */ |
||||
|
||||
#endif /* __ASM_OPENRISC_POSIX_TYPES_H */ |
@ -0,0 +1,4 @@ |
||||
#ifndef __ASM_OPENRISC_PROCESSOR_H |
||||
#define __ASM_OPENRISC_PROCESSOR_H |
||||
|
||||
#endif |
@ -0,0 +1,131 @@ |
||||
/*
|
||||
* OpenRISC Linux |
||||
* |
||||
* Linux architectural port borrowing liberally from similar works of |
||||
* others. All original copyrights apply as per the original source |
||||
* declaration. |
||||
* |
||||
* OpenRISC implementation: |
||||
* Copyright (C) 2003 Matjaz Breskvar <phoenix@bsemi.com> |
||||
* Copyright (C) 2010-2011 Jonas Bonn <jonas@southpole.se> |
||||
* et al. |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License as published by |
||||
* the Free Software Foundation; either version 2 of the License, or |
||||
* (at your option) any later version. |
||||
*/ |
||||
|
||||
#ifndef __ASM_OPENRISC_PTRACE_H |
||||
#define __ASM_OPENRISC_PTRACE_H |
||||
|
||||
#include <asm/spr-defs.h> |
||||
|
||||
#ifndef __ASSEMBLY__ |
||||
/*
|
||||
* This is the layout of the regset returned by the GETREGSET ptrace call |
||||
*/ |
||||
struct user_regs_struct { |
||||
/* GPR R0-R31... */ |
||||
unsigned long gpr[32]; |
||||
unsigned long pc; |
||||
unsigned long sr; |
||||
unsigned long pad1; |
||||
unsigned long pad2; |
||||
}; |
||||
#endif |
||||
|
||||
#ifdef __KERNEL__ |
||||
|
||||
/*
|
||||
* Make kernel PTrace/register structures opaque to userspace... userspace can |
||||
* access thread state via the regset mechanism. This allows us a bit of |
||||
* flexibility in how we order the registers on the stack, permitting some |
||||
* optimizations like packing call-clobbered registers together so that |
||||
* they share a cacheline (not done yet, though... future optimization). |
||||
*/ |
||||
|
||||
#ifndef __ASSEMBLY__ |
||||
/*
|
||||
* This struct describes how the registers are laid out on the kernel stack |
||||
* during a syscall or other kernel entry. |
||||
* |
||||
* This structure should always be cacheline aligned on the stack. |
||||
* FIXME: I don't think that's the case right now. The alignment is |
||||
* taken care of elsewhere... head.S, process.c, etc. |
||||
*/ |
||||
|
||||
struct pt_regs { |
||||
union { |
||||
struct { |
||||
/* Named registers */ |
||||
long sr; /* Stored in place of r0 */ |
||||
long sp; /* r1 */ |
||||
}; |
||||
struct { |
||||
/* Old style */ |
||||
long offset[2]; |
||||
long gprs[30]; |
||||
}; |
||||
struct { |
||||
/* New style */ |
||||
long gpr[32]; |
||||
}; |
||||
}; |
||||
long pc; |
||||
long orig_gpr11; /* For restarting system calls */ |
||||
long syscallno; /* Syscall number (used by strace) */ |
||||
long dummy; /* Cheap alignment fix */ |
||||
}; |
||||
#endif /* __ASSEMBLY__ */ |
||||
|
||||
/* TODO: Rename this to REDZONE because that's what it is */ |
||||
#define STACK_FRAME_OVERHEAD 128 /* size of minimum stack frame */ |
||||
|
||||
#define instruction_pointer(regs) ((regs)->pc) |
||||
#define user_mode(regs) (((regs)->sr & SPR_SR_SM) == 0) |
||||
#define user_stack_pointer(regs) ((unsigned long)(regs)->sp) |
||||
#define profile_pc(regs) instruction_pointer(regs) |
||||
|
||||
/*
|
||||
* Offsets used by 'ptrace' system call interface. |
||||
*/ |
||||
#define PT_SR 0 |
||||
#define PT_SP 4 |
||||
#define PT_GPR2 8 |
||||
#define PT_GPR3 12 |
||||
#define PT_GPR4 16 |
||||
#define PT_GPR5 20 |
||||
#define PT_GPR6 24 |
||||
#define PT_GPR7 28 |
||||
#define PT_GPR8 32 |
||||
#define PT_GPR9 36 |
||||
#define PT_GPR10 40 |
||||
#define PT_GPR11 44 |
||||
#define PT_GPR12 48 |
||||
#define PT_GPR13 52 |
||||
#define PT_GPR14 56 |
||||
#define PT_GPR15 60 |
||||
#define PT_GPR16 64 |
||||
#define PT_GPR17 68 |
||||
#define PT_GPR18 72 |
||||
#define PT_GPR19 76 |
||||
#define PT_GPR20 80 |
||||
#define PT_GPR21 84 |
||||
#define PT_GPR22 88 |
||||
#define PT_GPR23 92 |
||||
#define PT_GPR24 96 |
||||
#define PT_GPR25 100 |
||||
#define PT_GPR26 104 |
||||
#define PT_GPR27 108 |
||||
#define PT_GPR28 112 |
||||
#define PT_GPR29 116 |
||||
#define PT_GPR30 120 |
||||
#define PT_GPR31 124 |
||||
#define PT_PC 128 |
||||
#define PT_ORIG_GPR11 132 |
||||
#define PT_SYSCALLNO 136 |
||||
|
||||
#endif /* __KERNEL__ */ |
||||
|
||||
#endif /* __ASM_OPENRISC_PTRACE_H */ |
@ -0,0 +1,567 @@ |
||||
/*
|
||||
* SPR Definitions |
||||
* |
||||
* Copyright (C) 2000 Damjan Lampret |
||||
* Copyright (C) 2003 Matjaz Breskvar <phoenix@bsemi.com> |
||||
* Copyright (C) 2008, 2010 Embecosm Limited |
||||
* Copyright (C) 2010-2011 Jonas Bonn <jonas@southpole.se> |
||||
* et al. |
||||
* |
||||
* This program is free software; you can redistribute it and/or modify |
||||
* it under the terms of the GNU General Public License as published by |
||||
* the Free Software Foundation; either version 2 of the License, or |
||||
* (at your option) any later version. |
||||
* |
||||
* This file is part of OpenRISC 1000 Architectural Simulator. |
||||
*/ |
||||
|
||||
#ifndef SPR_DEFS__H |
||||
#define SPR_DEFS__H |
||||
|
||||
/* Definition of special-purpose registers (SPRs) */ |
||||
|
||||
#define MAX_GRPS (32) |
||||
#define MAX_SPRS_PER_GRP_BITS (11) |
||||
#define MAX_SPRS_PER_GRP (1 << MAX_SPRS_PER_GRP_BITS) |
||||
#define MAX_SPRS (0x10000) |
||||
|
||||
/* Base addresses for the groups */ |
||||
#define SPRGROUP_SYS (0 << MAX_SPRS_PER_GRP_BITS) |
||||
#define SPRGROUP_DMMU (1 << MAX_SPRS_PER_GRP_BITS) |
||||
#define SPRGROUP_IMMU (2 << MAX_SPRS_PER_GRP_BITS) |
||||
#define SPRGROUP_DC (3 << MAX_SPRS_PER_GRP_BITS) |
||||
#define SPRGROUP_IC (4 << MAX_SPRS_PER_GRP_BITS) |
||||
#define SPRGROUP_MAC (5 << MAX_SPRS_PER_GRP_BITS) |
||||
#define SPRGROUP_D (6 << MAX_SPRS_PER_GRP_BITS) |
||||
#define SPRGROUP_PC (7 << MAX_SPRS_PER_GRP_BITS) |
||||
#define SPRGROUP_PM (8 << MAX_SPRS_PER_GRP_BITS) |
||||
#define SPRGROUP_PIC (9 << MAX_SPRS_PER_GRP_BITS) |
||||
#define SPRGROUP_TT (10 << MAX_SPRS_PER_GRP_BITS) |
||||
#define SPRGROUP_FP (11 << MAX_SPRS_PER_GRP_BITS) |
||||
|
||||
/* System control and status group */ |
||||
#define SPR_VR (SPRGROUP_SYS + 0) |
||||
#define SPR_UPR (SPRGROUP_SYS + 1) |
||||
#define SPR_CPUCFGR (SPRGROUP_SYS + 2) |
||||
#define SPR_DMMUCFGR (SPRGROUP_SYS + 3) |
||||
#define SPR_IMMUCFGR (SPRGROUP_SYS + 4) |
||||
#define SPR_DCCFGR (SPRGROUP_SYS + 5) |
||||
#define SPR_ICCFGR (SPRGROUP_SYS + 6) |
||||
#define SPR_DCFGR (SPRGROUP_SYS + 7) |
||||
#define SPR_PCCFGR (SPRGROUP_SYS + 8) |
||||
#define SPR_NPC (SPRGROUP_SYS + 16) |
||||
#define SPR_SR (SPRGROUP_SYS + 17) |
||||
#define SPR_PPC (SPRGROUP_SYS + 18) |
||||
#define SPR_FPCSR (SPRGROUP_SYS + 20) |
||||
#define SPR_EPCR_BASE (SPRGROUP_SYS + 32) |
||||
#define SPR_EPCR_LAST (SPRGROUP_SYS + 47) |
||||
#define SPR_EEAR_BASE (SPRGROUP_SYS + 48) |
||||
#define SPR_EEAR_LAST (SPRGROUP_SYS + 63) |
||||
#define SPR_ESR_BASE (SPRGROUP_SYS + 64) |
||||
#define SPR_ESR_LAST (SPRGROUP_SYS + 79) |
||||
#define SPR_GPR_BASE (SPRGROUP_SYS + 1024) |
||||
|
||||
/* Data MMU group */ |
||||
#define SPR_DMMUCR (SPRGROUP_DMMU + 0) |
||||
#define SPR_DTLBEIR (SPRGROUP_DMMU + 2) |
||||
#define SPR_DTLBMR_BASE(WAY) (SPRGROUP_DMMU + 0x200 + (WAY) * 0x100) |
||||
#define SPR_DTLBMR_LAST(WAY) (SPRGROUP_DMMU + 0x27f + (WAY) * 0x100) |
||||
#define SPR_DTLBTR_BASE(WAY) (SPRGROUP_DMMU + 0x280 + (WAY) * 0x100) |
||||
#define SPR_DTLBTR_LAST(WAY) (SPRGROUP_DMMU + 0x2ff + (WAY) * 0x100) |
||||
|
||||
/* Instruction MMU group */ |
||||
#define SPR_IMMUCR (SPRGROUP_IMMU + 0) |
||||
#define SPR_ITLBEIR (SPRGROUP_IMMU + 2) |
||||
#define SPR_ITLBMR_BASE(WAY) (SPRGROUP_IMMU + 0x200 + (WAY) * 0x100) |
||||
#define SPR_ITLBMR_LAST(WAY) (SPRGROUP_IMMU + 0x27f + (WAY) * 0x100) |
||||
#define SPR_ITLBTR_BASE(WAY) (SPRGROUP_IMMU + 0x280 + (WAY) * 0x100) |
||||
#define SPR_ITLBTR_LAST(WAY) (SPRGROUP_IMMU + 0x2ff + (WAY) * 0x100) |
||||
|
||||
/* Data cache group */ |
||||
#define SPR_DCCR (SPRGROUP_DC + 0) |
||||
#define SPR_DCBPR (SPRGROUP_DC + 1) |
||||
#define SPR_DCBFR (SPRGROUP_DC + 2) |
||||
#define SPR_DCBIR (SPRGROUP_DC + 3) |
||||
#define SPR_DCBWR (SPRGROUP_DC + 4) |
||||
#define SPR_DCBLR (SPRGROUP_DC + 5) |
||||
#define SPR_DCR_BASE(WAY) (SPRGROUP_DC + 0x200 + (WAY) * 0x200) |
||||
#define SPR_DCR_LAST(WAY) (SPRGROUP_DC + 0x3ff + (WAY) * 0x200) |
||||
|
||||
/* Instruction cache group */ |
||||
#define SPR_ICCR (SPRGROUP_IC + 0) |
||||
#define SPR_ICBPR (SPRGROUP_IC + 1) |
||||
#define SPR_ICBIR (SPRGROUP_IC + 2) |
||||
#define SPR_ICBLR (SPRGROUP_IC + 3) |
||||
#define SPR_ICR_BASE(WAY) (SPRGROUP_IC + 0x200 + (WAY) * 0x200) |
||||
#define SPR_ICR_LAST(WAY) (SPRGROUP_IC + 0x3ff + (WAY) * 0x200) |
||||
|
||||
/* MAC group */ |
||||
#define SPR_MACLO (SPRGROUP_MAC + 1) |
||||
#define SPR_MACHI (SPRGROUP_MAC + 2) |
||||
|
||||
/* Debug group */ |
||||
#define SPR_DVR(N) (SPRGROUP_D + (N)) |
||||
#define SPR_DCR(N) (SPRGROUP_D + 8 + (N)) |
||||
#define SPR_DMR1 (SPRGROUP_D + 16) |
||||
#define SPR_DMR2 (SPRGROUP_D + 17) |
||||
#define SPR_DWCR0 (SPRGROUP_D + 18) |
||||
#define SPR_DWCR1 (SPRGROUP_D + 19) |
||||
#define SPR_DSR (SPRGROUP_D + 20) |
||||
#define SPR_DRR (SPRGROUP_D + 21) |
||||
|
||||
/* Performance counters group */ |
||||
#define SPR_PCCR(N) (SPRGROUP_PC + (N)) |
||||
#define SPR_PCMR(N) (SPRGROUP_PC + 8 + (N)) |
||||
|
||||
/* Power management group */ |
||||
#define SPR_PMR (SPRGROUP_PM + 0) |
||||
|
||||
/* PIC group */ |
||||
#define SPR_PICMR (SPRGROUP_PIC + 0) |
||||
#define SPR_PICPR (SPRGROUP_PIC + 1) |
||||
#define SPR_PICSR (SPRGROUP_PIC + 2) |
||||
|
||||
/* Tick Timer group */ |
||||
#define SPR_TTMR (SPRGROUP_TT + 0) |
||||
#define SPR_TTCR (SPRGROUP_TT + 1) |
||||
|
||||
/*
|
||||
* Bit definitions for the Version Register |
||||
*/ |
||||
#define SPR_VR_VER 0xff000000 /* Processor version */ |
||||
#define SPR_VR_CFG 0x00ff0000 /* Processor configuration */ |
||||
#define SPR_VR_RES 0x0000ffc0 /* Reserved */ |
||||
#define SPR_VR_REV 0x0000003f /* Processor revision */ |
||||
|
||||
#define SPR_VR_VER_OFF 24 |
||||
#define SPR_VR_CFG_OFF 16 |
||||
#define SPR_VR_REV_OFF 0 |
||||
|
||||
/*
|
||||
* Bit definitions for the Unit Present Register |
||||
*/ |
||||
#define SPR_UPR_UP 0x00000001 /* UPR present */ |
||||
#define SPR_UPR_DCP 0x00000002 /* Data cache present */ |
||||
#define SPR_UPR_ICP 0x00000004 /* Instruction cache present */ |
||||
#define SPR_UPR_DMP 0x00000008 /* Data MMU present */ |
||||
#define SPR_UPR_IMP 0x00000010 /* Instruction MMU present */ |
||||
#define SPR_UPR_MP 0x00000020 /* MAC present */ |
||||
#define SPR_UPR_DUP 0x00000040 /* Debug unit present */ |
||||
#define SPR_UPR_PCUP 0x00000080 /* Performance counters unit present */ |
||||
#define SPR_UPR_PMP 0x00000100 /* Power management present */ |
||||
#define SPR_UPR_PICP 0x00000200 /* PIC present */ |
||||
#define SPR_UPR_TTP 0x00000400 /* Tick timer present */ |
||||
#define SPR_UPR_RES 0x00fe0000 /* Reserved */ |
||||
#define SPR_UPR_CUP 0xff000000 /* Context units present */ |
||||
|
||||
/*
|
||||
* Bit definitions for the CPU configuration register |
||||
*/ |
||||
#define SPR_CPUCFGR_NSGF 0x0000000f /* Number of shadow GPR files */ |
||||
#define SPR_CPUCFGR_CGF 0x00000010 /* Custom GPR file */ |
||||
#define SPR_CPUCFGR_OB32S 0x00000020 /* ORBIS32 supported */ |
||||
#define SPR_CPUCFGR_OB64S 0x00000040 /* ORBIS64 supported */ |
||||
#define SPR_CPUCFGR_OF32S 0x00000080 /* ORFPX32 supported */ |
||||
#define SPR_CPUCFGR_OF64S 0x00000100 /* ORFPX64 supported */ |
||||
#define SPR_CPUCFGR_OV64S 0x00000200 /* ORVDX64 supported */ |
||||
#define SPR_CPUCFGR_RES 0xfffffc00 /* Reserved */ |
||||
|
||||
/*
|
||||
* Bit definitions for the Debug configuration register and other |
||||
* constants. |
||||
*/ |
||||
|
||||
#define SPR_DCFGR_NDP 0x00000007 /* Number of matchpoints mask */ |
||||
#define SPR_DCFGR_NDP1 0x00000000 /* One matchpoint supported */ |
||||
#define SPR_DCFGR_NDP2 0x00000001 /* Two matchpoints supported */ |
||||
#define SPR_DCFGR_NDP3 0x00000002 /* Three matchpoints supported */ |
||||
#define SPR_DCFGR_NDP4 0x00000003 /* Four matchpoints supported */ |
||||
#define SPR_DCFGR_NDP5 0x00000004 /* Five matchpoints supported */ |
||||
#define SPR_DCFGR_NDP6 0x00000005 /* Six matchpoints supported */ |
||||
#define SPR_DCFGR_NDP7 0x00000006 /* Seven matchpoints supported */ |
||||
#define SPR_DCFGR_NDP8 0x00000007 /* Eight matchpoints supported */ |
||||
#define SPR_DCFGR_WPCI 0x00000008 /* Watchpoint counters implemented */ |
||||
|
||||
#define MATCHPOINTS_TO_NDP(n) (1 == n ? SPR_DCFGR_NDP1 : \ |
||||
2 == n ? SPR_DCFGR_NDP2 : \
|
||||
3 == n ? SPR_DCFGR_NDP3 : \
|
||||
4 == n ? SPR_DCFGR_NDP4 : \
|
||||
5 == n ? SPR_DCFGR_NDP5 : \
|
||||
6 == n ? SPR_DCFGR_NDP6 : \
|
||||
7 == n ? SPR_DCFGR_NDP7 : SPR_DCFGR_NDP8) |
||||
#define MAX_MATCHPOINTS 8 |
||||
#define MAX_WATCHPOINTS (MAX_MATCHPOINTS + 2) |
||||
|
||||
/*
|
||||
* Bit definitions for the Supervision Register |
||||
*/ |
||||
#define SPR_SR_SM 0x00000001 /* Supervisor Mode */ |
||||
#define SPR_SR_TEE 0x00000002 /* Tick timer Exception Enable */ |
||||
#define SPR_SR_IEE 0x00000004 /* Interrupt Exception Enable */ |
||||
#define SPR_SR_DCE 0x00000008 /* Data Cache Enable */ |
||||
#define SPR_SR_ICE 0x00000010 /* Instruction Cache Enable */ |
||||
#define SPR_SR_DME 0x00000020 /* Data MMU Enable */ |
||||
#define SPR_SR_IME 0x00000040 /* Instruction MMU Enable */ |
||||
#define SPR_SR_LEE 0x00000080 /* Little Endian Enable */ |
||||
#define SPR_SR_CE 0x00000100 /* CID Enable */ |
||||
#define SPR_SR_F 0x00000200 /* Condition Flag */ |
||||
#define SPR_SR_CY 0x00000400 /* Carry flag */ |
||||
#define SPR_SR_OV 0x00000800 /* Overflow flag */ |
||||
#define SPR_SR_OVE 0x00001000 /* Overflow flag Exception */ |
||||
#define SPR_SR_DSX 0x00002000 /* Delay Slot Exception */ |
||||
#define SPR_SR_EPH 0x00004000 /* Exception Prefix High */ |
||||
#define SPR_SR_FO 0x00008000 /* Fixed one */ |
||||
#define SPR_SR_SUMRA 0x00010000 /* Supervisor SPR read access */ |
||||
#define SPR_SR_RES 0x0ffe0000 /* Reserved */ |
||||
#define SPR_SR_CID 0xf0000000 /* Context ID */ |
||||
|
||||
/*
|
||||
* Bit definitions for the Data MMU Control Register |
||||
*/ |
||||
#define SPR_DMMUCR_P2S 0x0000003e /* Level 2 Page Size */ |
||||
#define SPR_DMMUCR_P1S 0x000007c0 /* Level 1 Page Size */ |
||||
#define SPR_DMMUCR_VADDR_WIDTH 0x0000f800 /* Virtual ADDR Width */ |
||||
#define SPR_DMMUCR_PADDR_WIDTH 0x000f0000 /* Physical ADDR Width */ |
||||
|
||||
/*
|
||||
* Bit definitions for the Instruction MMU Control Register |
||||
*/ |
||||
#define SPR_IMMUCR_P2S 0x0000003e /* Level 2 Page Size */ |
||||
#define SPR_IMMUCR_P1S 0x000007c0 /* Level 1 Page Size */ |
||||
#define SPR_IMMUCR_VADDR_WIDTH 0x0000f800 /* Virtual ADDR Width */ |
||||
#define SPR_IMMUCR_PADDR_WIDTH 0x000f0000 /* Physical ADDR Width */ |
||||
|
||||
/*
|
||||
* Bit definitions for the Data TLB Match Register |
||||
*/ |
||||
#define SPR_DTLBMR_V 0x00000001 /* Valid */ |
||||
#define SPR_DTLBMR_PL1 0x00000002 /* Page Level 1 (if 0 then PL2) */ |
||||
#define SPR_DTLBMR_CID 0x0000003c /* Context ID */ |
||||
#define SPR_DTLBMR_LRU 0x000000c0 /* Least Recently Used */ |
||||
#define SPR_DTLBMR_VPN 0xfffff000 /* Virtual Page Number */ |
||||
|
||||
/*
|
||||
* Bit definitions for the Data TLB Translate Register |
||||
*/ |
||||
#define SPR_DTLBTR_CC 0x00000001 /* Cache Coherency */ |
||||
#define SPR_DTLBTR_CI 0x00000002 /* Cache Inhibit */ |
||||
#define SPR_DTLBTR_WBC 0x00000004 /* Write-Back Cache */ |
||||
#define SPR_DTLBTR_WOM 0x00000008 /* Weakly-Ordered Memory */ |
||||
#define SPR_DTLBTR_A 0x00000010 /* Accessed */ |
||||
#define SPR_DTLBTR_D 0x00000020 /* Dirty */ |
||||
#define SPR_DTLBTR_URE 0x00000040 /* User Read Enable */ |
||||
#define SPR_DTLBTR_UWE 0x00000080 /* User Write Enable */ |
||||
#define SPR_DTLBTR_SRE 0x00000100 /* Supervisor Read Enable */ |
||||
#define SPR_DTLBTR_SWE 0x00000200 /* Supervisor Write Enable */ |
||||
#define SPR_DTLBTR_PPN 0xfffff000 /* Physical Page Number */ |
||||
|
||||
/*
|
||||
* Bit definitions for the Instruction TLB Match Register |
||||
*/ |
||||
#define SPR_ITLBMR_V 0x00000001 /* Valid */ |
||||
#define SPR_ITLBMR_PL1 0x00000002 /* Page Level 1 (if 0 then PL2) */ |
||||
#define SPR_ITLBMR_CID 0x0000003c /* Context ID */ |
||||
#define SPR_ITLBMR_LRU 0x000000c0 /* Least Recently Used */ |
||||
#define SPR_ITLBMR_VPN 0xfffff000 /* Virtual Page Number */ |
||||
|
||||
/*
|
||||
* Bit definitions for the Instruction TLB Translate Register |
||||
*/ |
||||
#define SPR_ITLBTR_CC 0x00000001 /* Cache Coherency */ |
||||
#define SPR_ITLBTR_CI 0x00000002 /* Cache Inhibit */ |
||||
#define SPR_ITLBTR_WBC 0x00000004 /* Write-Back Cache */ |
||||
#define SPR_ITLBTR_WOM 0x00000008 /* Weakly-Ordered Memory */ |
||||
#define SPR_ITLBTR_A 0x00000010 /* Accessed */ |
||||
#define SPR_ITLBTR_D 0x00000020 /* Dirty */ |
||||
#define SPR_ITLBTR_SXE 0x00000040 /* User Read Enable */ |
||||
#define SPR_ITLBTR_UXE 0x00000080 /* User Write Enable */ |
||||
#define SPR_ITLBTR_PPN 0xfffff000 /* Physical Page Number */ |
||||
|
||||
/*
|
||||
* Bit definitions for Data Cache Control register |
||||
*/ |
||||
#define SPR_DCCR_EW 0x000000ff /* Enable ways */ |
||||
|
||||
/*
|
||||
* Bit definitions for Insn Cache Control register |
||||
*/ |
||||
#define SPR_ICCR_EW 0x000000ff /* Enable ways */ |
||||
|
||||
/*
|
||||
* Bit definitions for Data Cache Configuration Register |
||||
*/ |
||||
|
||||
#define SPR_DCCFGR_NCW 0x00000007 |
||||
#define SPR_DCCFGR_NCS 0x00000078 |
||||
#define SPR_DCCFGR_CBS 0x00000080 |
||||
#define SPR_DCCFGR_CWS 0x00000100 |
||||
#define SPR_DCCFGR_CCRI 0x00000200 |
||||
#define SPR_DCCFGR_CBIRI 0x00000400 |
||||
#define SPR_DCCFGR_CBPRI 0x00000800 |
||||
#define SPR_DCCFGR_CBLRI 0x00001000 |
||||
#define SPR_DCCFGR_CBFRI 0x00002000 |
||||
#define SPR_DCCFGR_CBWBRI 0x00004000 |
||||
|
||||
#define SPR_DCCFGR_NCW_OFF 0 |
||||
#define SPR_DCCFGR_NCS_OFF 3 |
||||
#define SPR_DCCFGR_CBS_OFF 7 |
||||
|
||||
/*
|
||||
* Bit definitions for Instruction Cache Configuration Register |
||||
*/ |
||||
#define SPR_ICCFGR_NCW 0x00000007 |
||||
#define SPR_ICCFGR_NCS 0x00000078 |
||||
#define SPR_ICCFGR_CBS 0x00000080 |
||||
#define SPR_ICCFGR_CCRI 0x00000200 |
||||
#define SPR_ICCFGR_CBIRI 0x00000400 |
||||
#define SPR_ICCFGR_CBPRI 0x00000800 |
||||
#define SPR_ICCFGR_CBLRI 0x00001000 |
||||
|
||||
#define SPR_ICCFGR_NCW_OFF 0 |
||||
#define SPR_ICCFGR_NCS_OFF 3 |
||||
#define SPR_ICCFGR_CBS_OFF 7 |
||||
|
||||
/*
|
||||
* Bit definitions for Data MMU Configuration Register |
||||
*/ |
||||
#define SPR_DMMUCFGR_NTW 0x00000003 |
||||
#define SPR_DMMUCFGR_NTS 0x0000001C |
||||
#define SPR_DMMUCFGR_NAE 0x000000E0 |
||||
#define SPR_DMMUCFGR_CRI 0x00000100 |
||||
#define SPR_DMMUCFGR_PRI 0x00000200 |
||||
#define SPR_DMMUCFGR_TEIRI 0x00000400 |
||||
#define SPR_DMMUCFGR_HTR 0x00000800 |
||||
|
||||
#define SPR_DMMUCFGR_NTW_OFF 0 |
||||
#define SPR_DMMUCFGR_NTS_OFF 2 |
||||
|
||||
/*
|
||||
* Bit definitions for Instruction MMU Configuration Register |
||||
*/ |
||||
#define SPR_IMMUCFGR_NTW 0x00000003 |
||||
#define SPR_IMMUCFGR_NTS 0x0000001C |
||||
#define SPR_IMMUCFGR_NAE 0x000000E0 |
||||
#define SPR_IMMUCFGR_CRI 0x00000100 |
||||
#define SPR_IMMUCFGR_PRI 0x00000200 |
||||
#define SPR_IMMUCFGR_TEIRI 0x00000400 |
||||
#define SPR_IMMUCFGR_HTR 0x00000800 |
||||
|
||||
#define SPR_IMMUCFGR_NTW_OFF 0 |
||||
#define SPR_IMMUCFGR_NTS_OFF 2 |
||||
|
||||
/*
|
||||
* Bit definitions for Debug Control registers |
||||
*/ |
||||
#define SPR_DCR_DP 0x00000001 /* DVR/DCR present */ |
||||
#define SPR_DCR_CC 0x0000000e /* Compare condition */ |
||||
#define SPR_DCR_SC 0x00000010 /* Signed compare */ |
||||
#define SPR_DCR_CT 0x000000e0 /* Compare to */ |
||||
|
||||
/* Bit results with SPR_DCR_CC mask */ |
||||
#define SPR_DCR_CC_MASKED 0x00000000 |
||||
#define SPR_DCR_CC_EQUAL 0x00000002 |
||||
#define SPR_DCR_CC_LESS 0x00000004 |
||||
#define SPR_DCR_CC_LESSE 0x00000006 |
||||
#define SPR_DCR_CC_GREAT 0x00000008 |
||||
#define SPR_DCR_CC_GREATE 0x0000000a |
||||
#define SPR_DCR_CC_NEQUAL 0x0000000c |
||||
|
||||
/* Bit results with SPR_DCR_CT mask */ |
||||
#define SPR_DCR_CT_DISABLED 0x00000000 |
||||
#define SPR_DCR_CT_IFEA 0x00000020 |
||||
#define SPR_DCR_CT_LEA 0x00000040 |
||||
#define SPR_DCR_CT_SEA 0x00000060 |
||||
#define SPR_DCR_CT_LD 0x00000080 |
||||
#define SPR_DCR_CT_SD 0x000000a0 |
||||
#define SPR_DCR_CT_LSEA 0x000000c0 |
||||
#define SPR_DCR_CT_LSD 0x000000e0 |
||||
|
||||
/*
|
||||
* Bit definitions for Debug Mode 1 register |
||||
*/ |
||||
#define SPR_DMR1_CW 0x000fffff /* Chain register pair data */ |
||||
#define SPR_DMR1_CW0_AND 0x00000001 |
||||
#define SPR_DMR1_CW0_OR 0x00000002 |
||||
#define SPR_DMR1_CW0 (SPR_DMR1_CW0_AND | SPR_DMR1_CW0_OR) |
||||
#define SPR_DMR1_CW1_AND 0x00000004 |
||||
#define SPR_DMR1_CW1_OR 0x00000008 |
||||
#define SPR_DMR1_CW1 (SPR_DMR1_CW1_AND | SPR_DMR1_CW1_OR) |
||||
#define SPR_DMR1_CW2_AND 0x00000010 |
||||
#define SPR_DMR1_CW2_OR 0x00000020 |
||||
#define SPR_DMR1_CW2 (SPR_DMR1_CW2_AND | SPR_DMR1_CW2_OR) |
||||
#define SPR_DMR1_CW3_AND 0x00000040 |
||||
#define SPR_DMR1_CW3_OR 0x00000080 |
||||
#define SPR_DMR1_CW3 (SPR_DMR1_CW3_AND | SPR_DMR1_CW3_OR) |
||||
#define SPR_DMR1_CW4_AND 0x00000100 |
||||
#define SPR_DMR1_CW4_OR 0x00000200 |
||||
#define SPR_DMR1_CW4 (SPR_DMR1_CW4_AND | SPR_DMR1_CW4_OR) |
||||
#define SPR_DMR1_CW5_AND 0x00000400 |
||||
#define SPR_DMR1_CW5_OR 0x00000800 |
||||
#define SPR_DMR1_CW5 (SPR_DMR1_CW5_AND | SPR_DMR1_CW5_OR) |
||||
#define SPR_DMR1_CW6_AND 0x00001000 |
||||
#define SPR_DMR1_CW6_OR 0x00002000 |
||||
#define SPR_DMR1_CW6 (SPR_DMR1_CW6_AND | SPR_DMR1_CW6_OR) |
||||
#define SPR_DMR1_CW7_AND 0x00004000 |
||||
#define SPR_DMR1_CW7_OR 0x00008000 |
||||
#define SPR_DMR1_CW7 (SPR_DMR1_CW7_AND | SPR_DMR1_CW7_OR) |
||||
#define SPR_DMR1_CW8_AND 0x00010000 |
||||
#define SPR_DMR1_CW8_OR 0x00020000 |
||||
#define SPR_DMR1_CW8 (SPR_DMR1_CW8_AND | SPR_DMR1_CW8_OR) |
||||
#define SPR_DMR1_CW9_AND 0x00040000 |
||||
#define SPR_DMR1_CW9_OR 0x00080000 |
||||
#define SPR_DMR1_CW9 (SPR_DMR1_CW9_AND | SPR_DMR1_CW9_OR) |
||||
#define SPR_DMR1_RES1 0x00300000 /* Reserved */ |
||||
#define SPR_DMR1_ST 0x00400000 /* Single-step trace*/ |
||||
#define SPR_DMR1_BT 0x00800000 /* Branch trace */ |
||||
#define SPR_DMR1_RES2 0xff000000 /* Reserved */ |
||||
|
||||
/*
|
||||
* Bit definitions for Debug Mode 2 register. AWTC and WGB corrected by JPB |
||||
*/ |
||||
#define SPR_DMR2_WCE0 0x00000001 /* Watchpoint counter 0 enable */ |
||||
#define SPR_DMR2_WCE1 0x00000002 /* Watchpoint counter 0 enable */ |
||||
#define SPR_DMR2_AWTC 0x00000ffc /* Assign watchpoints to counters */ |
||||
#define SPR_DMR2_AWTC_OFF 2 /* Bit offset to AWTC field */ |
||||
#define SPR_DMR2_WGB 0x003ff000 /* Watch generating breakpoint */ |
||||
#define SPR_DMR2_WGB_OFF 12 /* Bit offset to WGB field */ |
||||
#define SPR_DMR2_WBS 0xffc00000 /* Watchpoint status */ |
||||
#define SPR_DMR2_WBS_OFF 22 /* Bit offset to WBS field */ |
||||
|
||||
/*
|
||||
* Bit definitions for Debug watchpoint counter registers |
||||
*/ |
||||
#define SPR_DWCR_COUNT 0x0000ffff /* Count */ |
||||
#define SPR_DWCR_MATCH 0xffff0000 /* Match */ |
||||
#define SPR_DWCR_MATCH_OFF 16 /* Match bit offset */ |
||||
|
||||
/*
|
||||
* Bit definitions for Debug stop register |
||||
* |
||||
*/ |
||||
#define SPR_DSR_RSTE 0x00000001 /* Reset exception */ |
||||
#define SPR_DSR_BUSEE 0x00000002 /* Bus error exception */ |
||||
#define SPR_DSR_DPFE 0x00000004 /* Data Page Fault exception */ |
||||
#define SPR_DSR_IPFE 0x00000008 /* Insn Page Fault exception */ |
||||
#define SPR_DSR_TTE 0x00000010 /* Tick Timer exception */ |
||||
#define SPR_DSR_AE 0x00000020 /* Alignment exception */ |
||||
#define SPR_DSR_IIE 0x00000040 /* Illegal Instruction exception */ |
||||
#define SPR_DSR_IE 0x00000080 /* Interrupt exception */ |
||||
#define SPR_DSR_DME 0x00000100 /* DTLB miss exception */ |
||||
#define SPR_DSR_IME 0x00000200 /* ITLB miss exception */ |
||||
#define SPR_DSR_RE 0x00000400 /* Range exception */ |
||||
#define SPR_DSR_SCE 0x00000800 /* System call exception */ |
||||
#define SPR_DSR_FPE 0x00001000 /* Floating Point Exception */ |
||||
#define SPR_DSR_TE 0x00002000 /* Trap exception */ |
||||
|
||||
/*
|
||||
* Bit definitions for Debug reason register |
||||
*/ |
||||
#define SPR_DRR_RSTE 0x00000001 /* Reset exception */ |
||||
#define SPR_DRR_BUSEE 0x00000002 /* Bus error exception */ |
||||
#define SPR_DRR_DPFE 0x00000004 /* Data Page Fault exception */ |
||||
#define SPR_DRR_IPFE 0x00000008 /* Insn Page Fault exception */ |
||||
#define SPR_DRR_TTE 0x00000010 /* Tick Timer exception */ |
||||
#define SPR_DRR_AE 0x00000020 /* Alignment exception */ |
||||
#define SPR_DRR_IIE 0x00000040 /* Illegal Instruction exception */ |
||||
#define SPR_DRR_IE 0x00000080 /* Interrupt exception */ |
||||
#define SPR_DRR_DME 0x00000100 /* DTLB miss exception */ |
||||
#define SPR_DRR_IME 0x00000200 /* ITLB miss exception */ |
||||
#define SPR_DRR_RE 0x00000400 /* Range exception */ |
||||
#define SPR_DRR_SCE 0x00000800 /* System call exception */ |
||||
#define SPR_DRR_FPE 0x00001000 /* Floating Point Exception */ |
||||
#define SPR_DRR_TE 0x00002000 /* Trap exception */ |
||||
|
||||
/*
|
||||
* Bit definitions for Performance counters mode registers |
||||
*/ |
||||
#define SPR_PCMR_CP 0x00000001 /* Counter present */ |
||||
#define SPR_PCMR_UMRA 0x00000002 /* User mode read access */ |
||||
#define SPR_PCMR_CISM 0x00000004 /* Count in supervisor mode */ |
||||
#define SPR_PCMR_CIUM 0x00000008 /* Count in user mode */ |
||||
#define SPR_PCMR_LA 0x00000010 /* Load access event */ |
||||
#define SPR_PCMR_SA 0x00000020 /* Store access event */ |
||||
#define SPR_PCMR_IF 0x00000040 /* Instruction fetch event*/ |
||||
#define SPR_PCMR_DCM 0x00000080 /* Data cache miss event */ |
||||
#define SPR_PCMR_ICM 0x00000100 /* Insn cache miss event */ |
||||
#define SPR_PCMR_IFS 0x00000200 /* Insn fetch stall event */ |
||||
#define SPR_PCMR_LSUS 0x00000400 /* LSU stall event */ |
||||
#define SPR_PCMR_BS 0x00000800 /* Branch stall event */ |
||||
#define SPR_PCMR_DTLBM 0x00001000 /* DTLB miss event */ |
||||
#define SPR_PCMR_ITLBM 0x00002000 /* ITLB miss event */ |
||||
#define SPR_PCMR_DDS 0x00004000 /* Data dependency stall event */ |
||||
#define SPR_PCMR_WPE 0x03ff8000 /* Watchpoint events */ |
||||
|
||||
/*
|
||||
* Bit definitions for the Power management register |
||||
*/ |
||||
#define SPR_PMR_SDF 0x0000000f /* Slow down factor */ |
||||
#define SPR_PMR_DME 0x00000010 /* Doze mode enable */ |
||||
#define SPR_PMR_SME 0x00000020 /* Sleep mode enable */ |
||||
#define SPR_PMR_DCGE 0x00000040 /* Dynamic clock gating enable */ |
||||
#define SPR_PMR_SUME 0x00000080 /* Suspend mode enable */ |
||||
|
||||
/*
|
||||
* Bit definitions for PICMR |
||||
*/ |
||||
#define SPR_PICMR_IUM 0xfffffffc /* Interrupt unmask */ |
||||
|
||||
/*
|
||||
* Bit definitions for PICPR |
||||
*/ |
||||
#define SPR_PICPR_IPRIO 0xfffffffc /* Interrupt priority */ |
||||
|
||||
/*
|
||||
* Bit definitions for PICSR |
||||
*/ |
||||
#define SPR_PICSR_IS 0xffffffff /* Interrupt status */ |
||||
|
||||
/*
|
||||
* Bit definitions for Tick Timer Control Register |
||||
*/ |
||||
#define SPR_TTCR_CNT 0xffffffff /* Count, time period */ |
||||
#define SPR_TTMR_TP 0x0fffffff /* Time period */ |
||||
#define SPR_TTMR_IP 0x10000000 /* Interrupt Pending */ |
||||
#define SPR_TTMR_IE 0x20000000 /* Interrupt Enable */ |
||||
#define SPR_TTMR_DI 0x00000000 /* Disabled */ |
||||
#define SPR_TTMR_RT 0x40000000 /* Restart tick */ |
||||
#define SPR_TTMR_SR 0x80000000 /* Single run */ |
||||
#define SPR_TTMR_CR 0xc0000000 /* Continuous run */ |
||||
#define SPR_TTMR_M 0xc0000000 /* Tick mode */ |
||||
|
||||
/*
|
||||
* Bit definitions for the FP Control Status Register |
||||
*/ |
||||
#define SPR_FPCSR_FPEE 0x00000001 /* Floating Point Exception Enable */ |
||||
#define SPR_FPCSR_RM 0x00000006 /* Rounding Mode */ |
||||
#define SPR_FPCSR_OVF 0x00000008 /* Overflow Flag */ |
||||
#define SPR_FPCSR_UNF 0x00000010 /* Underflow Flag */ |
||||
#define SPR_FPCSR_SNF 0x00000020 /* SNAN Flag */ |
||||
#define SPR_FPCSR_QNF 0x00000040 /* QNAN Flag */ |
||||
#define SPR_FPCSR_ZF 0x00000080 /* Zero Flag */ |
||||
#define SPR_FPCSR_IXF 0x00000100 /* Inexact Flag */ |
||||
#define SPR_FPCSR_IVF 0x00000200 /* Invalid Flag */ |
||||
#define SPR_FPCSR_INF 0x00000400 /* Infinity Flag */ |
||||
#define SPR_FPCSR_DZF 0x00000800 /* Divide By Zero Flag */ |
||||
#define SPR_FPCSR_ALLF (SPR_FPCSR_OVF | SPR_FPCSR_UNF | SPR_FPCSR_SNF | \ |
||||
SPR_FPCSR_QNF | SPR_FPCSR_ZF | SPR_FPCSR_IXF | \
|
||||
SPR_FPCSR_IVF | SPR_FPCSR_INF | SPR_FPCSR_DZF) |
||||
|
||||
#define FPCSR_RM_RN (0<<1) |
||||
#define FPCSR_RM_RZ (1<<1) |
||||
#define FPCSR_RM_RIP (2<<1) |
||||
#define FPCSR_RM_RIN (3<<1) |
||||
|
||||
/*
|
||||
* l.nop constants |
||||
*/ |
||||
#define NOP_NOP 0x0000 /* Normal nop instruction */ |
||||
#define NOP_EXIT 0x0001 /* End of simulation */ |
||||
#define NOP_REPORT 0x0002 /* Simple report */ |
||||
#define NOP_PUTC 0x0004 /* Simputc instruction */ |
||||
#define NOP_CNT_RESET 0x0005 /* Reset statistics counters */ |
||||
#define NOP_GET_TICKS 0x0006 /* Get # ticks running */ |
||||
#define NOP_GET_PS 0x0007 /* Get picosecs/cycle */ |
||||
#define NOP_REPORT_FIRST 0x0400 /* Report with number */ |
||||
#define NOP_REPORT_LAST 0x03ff /* Report with number */ |
||||
|
||||
#endif /* SPR_DEFS__H */ |
@ -0,0 +1,4 @@ |
||||
#ifndef __ASM_OPENRISC_STRING_H |
||||
#define __ASM_OPENRISC_STRING_H |
||||
|
||||
#endif |
@ -0,0 +1,39 @@ |
||||
/*
|
||||
* (C) Copyright 2011, Julius Baxter <julius@opencores.org> |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#ifndef __ASM_OPENRISC_SYSTEM_H |
||||
#define __ASM_OPENRISC_SYSTEM_H |
||||
|
||||
#include <asm/spr-defs.h> |
||||
|
||||
static inline unsigned long mfspr(unsigned long add) |
||||
{ |
||||
unsigned long ret; |
||||
|
||||
__asm__ __volatile__ ("l.mfspr %0,r0,%1" : "=r" (ret) : "K" (add)); |
||||
|
||||
return ret; |
||||
} |
||||
|
||||
static inline void mtspr(unsigned long add, unsigned long val) |
||||
{ |
||||
__asm__ __volatile__ ("l.mtspr r0,%1,%0" : : "K" (add), "r" (val)); |
||||
} |
||||
|
||||
#endif /* __ASM_OPENRISC_SYSTEM_H */ |
@ -0,0 +1,79 @@ |
||||
/*
|
||||
* (C) Copyright 2011, Julius Baxter <julius@opencores.org> |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
*/ |
||||
|
||||
#ifndef _ASM_TYPES_H |
||||
#define _ASM_TYPES_H |
||||
|
||||
/*
|
||||
* This file is never included by application software unless |
||||
* explicitly requested (e.g., via linux/types.h) in which case the |
||||
* application is Linux specific so (user-) name space pollution is |
||||
* not a major issue. However, for interoperability, libraries still |
||||
* need to be careful to avoid a name clashes. |
||||
*/ |
||||
|
||||
typedef unsigned short umode_t; |
||||
|
||||
/*
|
||||
* __xx is ok: it doesn't pollute the POSIX namespace. Use these in the |
||||
* header files exported to user space |
||||
*/ |
||||
|
||||
typedef __signed__ char __s8; |
||||
typedef unsigned char __u8; |
||||
|
||||
typedef __signed__ short __s16; |
||||
typedef unsigned short __u16; |
||||
|
||||
typedef __signed__ int __s32; |
||||
typedef unsigned int __u32; |
||||
|
||||
#if defined(__GNUC__) |
||||
__extension__ typedef __signed__ long long __s64; |
||||
__extension__ typedef unsigned long long __u64; |
||||
#endif |
||||
|
||||
/*
|
||||
* These aren't exported outside the kernel to avoid name space clashes |
||||
*/ |
||||
#ifdef __KERNEL__ |
||||
|
||||
typedef signed char s8; |
||||
typedef unsigned char u8; |
||||
|
||||
typedef signed short s16; |
||||
typedef unsigned short u16; |
||||
|
||||
typedef signed int s32; |
||||
typedef unsigned int u32; |
||||
|
||||
typedef signed long long s64; |
||||
typedef unsigned long long u64; |
||||
|
||||
#define BITS_PER_LONG 32 |
||||
|
||||
/* Dma addresses are 32-bits wide. */ |
||||
|
||||
typedef u32 dma_addr_t; |
||||
|
||||
typedef unsigned long phys_addr_t; |
||||
typedef unsigned long phys_size_t; |
||||
#endif /* __KERNEL__ */ |
||||
|
||||
#endif /* _ASM_TYPES_H */ |
@ -0,0 +1,48 @@ |
||||
/*
|
||||
* (C) Copyright 2003 |
||||
* Wolfgang Denk, DENX Software Engineering, <wd@denx.de> |
||||
* |
||||
* See file CREDITS for list of people who contributed to this |
||||
* project. |
||||
* |
||||
* This program is free software; you can redistribute it and/or |
||||
* modify it under the terms of the GNU General Public License as |
||||
* published by the Free Software Foundation; either version 2 of |
||||
* the License, or (at your option) any later version. |
||||
* |
||||
* This program is distributed in the hope that it will be useful, |
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of |
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
||||
* GNU General Public License for more details. |
||||
* |
||||
* You should have received a copy of the GNU General Public License |
||||
* along with this program; if not, write to the Free Software |
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, |
||||
* MA 02111-1307 USA |
||||
* |
||||
******************************************************************** |
||||
* NOTE: This header file defines an interface to U-Boot. Including |
||||
* this (unmodified) header file in another file is considered normal |
||||
* use of U-Boot, and does *not* fall under the heading of "derived |
||||
* work". |
||||
******************************************************************** |
||||
*/ |
||||
|
||||
#ifndef _U_BOOT_H_ |
||||
#define _U_BOOT_H_ |
||||
|
||||
typedef struct bd_info { |
||||
unsigned long bi_baudrate; /* serial console baudrate */ |
||||
unsigned long bi_ip_addr; /* IP Address */ |
||||
unsigned long bi_arch_number; /* unique id for this board */ |
||||
unsigned long bi_boot_params; /* where this board expects params */ |
||||
unsigned long bi_memstart; /* start of DRAM memory */ |
||||
phys_size_t bi_memsize; /* size of DRAM memory in bytes */ |
||||
unsigned long bi_flashstart; /* start of FLASH memory */ |
||||
unsigned long bi_flashsize; /* size of FLASH memory */ |
||||
unsigned long bi_flashoffset; /* reserved area for startup monitor */ |
||||
} bd_t; |
||||
|
||||
#define IH_ARCH_DEFAULT IH_ARCH_OPENRISC |
||||
|
||||
#endif /* _U_BOOT_H_ */ |
@ -0,0 +1 @@ |
||||
#include <asm-generic/unaligned.h> |
Loading…
Reference in new issue