upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
29 lines
824 B
29 lines
824 B
/*
|
|
* Copyright 2004, 2007 Freescale Semiconductor.
|
|
* Copyright(c) 2003 Motorola Inc.
|
|
*/
|
|
|
|
#ifndef __MPC85xx_H__
|
|
#define __MPC85xx_H__
|
|
|
|
/* define for common ppc_asm.tmpl */
|
|
#define EXC_OFF_SYS_RESET 0x100 /* System reset */
|
|
#define _START_OFFSET 0
|
|
|
|
#if defined(CONFIG_E500)
|
|
#include <e500.h>
|
|
#endif
|
|
|
|
/*
|
|
* SCCR - System Clock Control Register, 9-8
|
|
*/
|
|
#define SCCR_CLPD 0x00000004 /* CPM Low Power Disable */
|
|
#define SCCR_DFBRG_MSK 0x00000003 /* Division by BRGCLK Mask */
|
|
#define SCCR_DFBRG_SHIFT 0
|
|
|
|
#define SCCR_DFBRG00 0x00000000 /* BRGCLK division by 4 */
|
|
#define SCCR_DFBRG01 0x00000001 /* BRGCLK div by 16 (normal) */
|
|
#define SCCR_DFBRG10 0x00000002 /* BRGCLK division by 64 */
|
|
#define SCCR_DFBRG11 0x00000003 /* BRGCLK division by 256 */
|
|
|
|
#endif /* __MPC85xx_H__ */
|
|
|