upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
79 lines
1.9 KiB
79 lines
1.9 KiB
/*
|
|
* Copyright 2009 Extreme Engineering Solutions, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/processor.h>
|
|
#include <fsl_ddr_sdram.h>
|
|
#include <asm/mmu.h>
|
|
#include <asm/io.h>
|
|
#include <fdt_support.h>
|
|
#include <pca953x.h>
|
|
#include "../common/fsl_8xxx_misc.h"
|
|
|
|
#if defined(CONFIG_OF_BOARD_SETUP) && defined(CONFIG_PCI)
|
|
extern void ft_board_pci_setup(void *blob, bd_t *bd);
|
|
#endif
|
|
|
|
/*
|
|
* Print out which flash was booted from and if booting from the 2nd flash,
|
|
* swap flash chip selects to maintain consistent flash numbering/addresses.
|
|
*/
|
|
static void flash_cs_fixup(void)
|
|
{
|
|
int flash_sel;
|
|
|
|
/*
|
|
* Print boot dev and swap flash flash chip selects if booted from 2nd
|
|
* flash. Swapping chip selects presents user with a common memory
|
|
* map regardless of which flash was booted from.
|
|
*/
|
|
flash_sel = !((pca953x_get_val(CONFIG_SYS_I2C_PCA953X_ADDR0) &
|
|
CONFIG_SYS_PCA953X_C0_FLASH_PASS_CS));
|
|
printf("Flash: Executed from flash%d\n", flash_sel ? 2 : 1);
|
|
|
|
if (flash_sel) {
|
|
set_lbc_br(0, CONFIG_SYS_BR1_PRELIM);
|
|
set_lbc_or(0, CONFIG_SYS_OR1_PRELIM);
|
|
|
|
set_lbc_br(1, CONFIG_SYS_BR0_PRELIM);
|
|
set_lbc_or(1, CONFIG_SYS_OR0_PRELIM);
|
|
}
|
|
}
|
|
|
|
int board_early_init_r(void)
|
|
{
|
|
/* Initialize PCA9557 devices */
|
|
pca953x_set_pol(CONFIG_SYS_I2C_PCA953X_ADDR0, 0xff, 0);
|
|
pca953x_set_pol(CONFIG_SYS_I2C_PCA953X_ADDR1, 0xff, 0);
|
|
pca953x_set_pol(CONFIG_SYS_I2C_PCA953X_ADDR2, 0xff, 0);
|
|
pca953x_set_pol(CONFIG_SYS_I2C_PCA953X_ADDR3, 0xff, 0);
|
|
|
|
flash_cs_fixup();
|
|
|
|
return 0;
|
|
}
|
|
|
|
phys_size_t initdram(int board_type)
|
|
{
|
|
phys_size_t dram_size = fsl_ddr_sdram();
|
|
|
|
#if defined(CONFIG_DDR_ECC) && !defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
|
|
/* Initialize and enable DDR ECC */
|
|
ddr_enable_ecc(dram_size);
|
|
#endif
|
|
|
|
return dram_size;
|
|
}
|
|
|
|
#if defined(CONFIG_OF_BOARD_SETUP)
|
|
void ft_board_setup(void *blob, bd_t *bd)
|
|
{
|
|
#ifdef CONFIG_PCI
|
|
ft_board_pci_setup(blob, bd);
|
|
#endif
|
|
ft_cpu_setup(blob, bd);
|
|
}
|
|
#endif
|
|
|