upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
144 lines
4.1 KiB
144 lines
4.1 KiB
/*
|
|
* (C) Copyright 2010
|
|
* Texas Instruments, <www.ti.com>
|
|
*
|
|
* Author :
|
|
* Mansoor Ahamed <mansoor.ahamed@ti.com>
|
|
*
|
|
* Initial Code from:
|
|
* Manikandan Pillai <mani.pillai@ti.com>
|
|
* Richard Woodruff <r-woodruff2@ti.com>
|
|
* Syed Mohammed Khasim <khasim@ti.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/cpu.h>
|
|
#include <asm/arch/mem.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <command.h>
|
|
#include <linux/mtd/omap_gpmc.h>
|
|
|
|
struct gpmc *gpmc_cfg;
|
|
|
|
#if defined(CONFIG_OMAP34XX)
|
|
/********************************************************
|
|
* mem_ok() - test used to see if timings are correct
|
|
* for a part. Helps in guessing which part
|
|
* we are currently using.
|
|
*******************************************************/
|
|
u32 mem_ok(u32 cs)
|
|
{
|
|
u32 val1, val2, addr;
|
|
u32 pattern = 0x12345678;
|
|
|
|
addr = OMAP34XX_SDRC_CS0 + get_sdr_cs_offset(cs);
|
|
|
|
writel(0x0, addr + 0x400); /* clear pos A */
|
|
writel(pattern, addr); /* pattern to pos B */
|
|
writel(0x0, addr + 4); /* remove pattern off the bus */
|
|
val1 = readl(addr + 0x400); /* get pos A value */
|
|
val2 = readl(addr); /* get val2 */
|
|
writel(0x0, addr + 0x400); /* clear pos A */
|
|
|
|
if ((val1 != 0) || (val2 != pattern)) /* see if pos A val changed */
|
|
return 0;
|
|
else
|
|
return 1;
|
|
}
|
|
#endif
|
|
|
|
void enable_gpmc_cs_config(const u32 *gpmc_config, struct gpmc_cs *cs, u32 base,
|
|
u32 size)
|
|
{
|
|
writel(0, &cs->config7);
|
|
sdelay(1000);
|
|
/* Delay for settling */
|
|
writel(gpmc_config[0], &cs->config1);
|
|
writel(gpmc_config[1], &cs->config2);
|
|
writel(gpmc_config[2], &cs->config3);
|
|
writel(gpmc_config[3], &cs->config4);
|
|
writel(gpmc_config[4], &cs->config5);
|
|
writel(gpmc_config[5], &cs->config6);
|
|
/* Enable the config */
|
|
writel((((size & 0xF) << 8) | ((base >> 24) & 0x3F) |
|
|
(1 << 6)), &cs->config7);
|
|
sdelay(2000);
|
|
}
|
|
|
|
/*****************************************************
|
|
* gpmc_init(): init gpmc bus
|
|
* Init GPMC for x16, MuxMode (SDRAM in x32).
|
|
* This code can only be executed from SRAM or SDRAM.
|
|
*****************************************************/
|
|
void gpmc_init(void)
|
|
{
|
|
/* putting a blanket check on GPMC based on ZeBu for now */
|
|
gpmc_cfg = (struct gpmc *)GPMC_BASE;
|
|
#if defined(CONFIG_NOR)
|
|
/* configure GPMC for NOR */
|
|
const u32 gpmc_regs[GPMC_MAX_REG] = { STNOR_GPMC_CONFIG1,
|
|
STNOR_GPMC_CONFIG2,
|
|
STNOR_GPMC_CONFIG3,
|
|
STNOR_GPMC_CONFIG4,
|
|
STNOR_GPMC_CONFIG5,
|
|
STNOR_GPMC_CONFIG6,
|
|
STNOR_GPMC_CONFIG7
|
|
};
|
|
u32 base = CONFIG_SYS_FLASH_BASE;
|
|
u32 size = (CONFIG_SYS_FLASH_SIZE > 0x08000000) ? GPMC_SIZE_256M :
|
|
/* > 64MB */ ((CONFIG_SYS_FLASH_SIZE > 0x04000000) ? GPMC_SIZE_128M :
|
|
/* > 32MB */ ((CONFIG_SYS_FLASH_SIZE > 0x02000000) ? GPMC_SIZE_64M :
|
|
/* > 16MB */ ((CONFIG_SYS_FLASH_SIZE > 0x01000000) ? GPMC_SIZE_32M :
|
|
/* min 16MB */ GPMC_SIZE_16M)));
|
|
#elif defined(CONFIG_NAND) || defined(CONFIG_CMD_NAND)
|
|
/* configure GPMC for NAND */
|
|
const u32 gpmc_regs[GPMC_MAX_REG] = { M_NAND_GPMC_CONFIG1,
|
|
M_NAND_GPMC_CONFIG2,
|
|
M_NAND_GPMC_CONFIG3,
|
|
M_NAND_GPMC_CONFIG4,
|
|
M_NAND_GPMC_CONFIG5,
|
|
M_NAND_GPMC_CONFIG6,
|
|
0
|
|
};
|
|
u32 base = CONFIG_SYS_NAND_BASE;
|
|
u32 size = GPMC_SIZE_16M;
|
|
|
|
#elif defined(CONFIG_CMD_ONENAND)
|
|
const u32 gpmc_regs[GPMC_MAX_REG] = { ONENAND_GPMC_CONFIG1,
|
|
ONENAND_GPMC_CONFIG2,
|
|
ONENAND_GPMC_CONFIG3,
|
|
ONENAND_GPMC_CONFIG4,
|
|
ONENAND_GPMC_CONFIG5,
|
|
ONENAND_GPMC_CONFIG6,
|
|
0
|
|
};
|
|
u32 size = GPMC_SIZE_128M;
|
|
u32 base = CONFIG_SYS_ONENAND_BASE;
|
|
#else
|
|
const u32 gpmc_regs[GPMC_MAX_REG] = { 0, 0, 0, 0, 0, 0, 0 };
|
|
u32 size = 0;
|
|
u32 base = 0;
|
|
#endif
|
|
/* global settings */
|
|
writel(0x00000008, &gpmc_cfg->sysconfig);
|
|
writel(0x00000000, &gpmc_cfg->irqstatus);
|
|
writel(0x00000000, &gpmc_cfg->irqenable);
|
|
/* disable timeout, set a safe reset value */
|
|
writel(0x00001ff0, &gpmc_cfg->timeout_control);
|
|
#ifdef CONFIG_NOR
|
|
writel(0x00000200, &gpmc_cfg->config);
|
|
#else
|
|
writel(0x00000012, &gpmc_cfg->config);
|
|
#endif
|
|
/*
|
|
* Disable the GPMC0 config set by ROM code
|
|
*/
|
|
writel(0, &gpmc_cfg->cs[0].config7);
|
|
sdelay(1000);
|
|
/* enable chip-select specific configurations */
|
|
if (base != 0)
|
|
enable_gpmc_cs_config(gpmc_regs, &gpmc_cfg->cs[0], base, size);
|
|
}
|
|
|