upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
611 lines
17 KiB
611 lines
17 KiB
/*
|
|
* Copyright (C) 2006 Freescale Semiconductor, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* High Level Configuration Options
|
|
*/
|
|
#define CONFIG_E300 1 /* E300 family */
|
|
#define CONFIG_QE 1 /* Has QE */
|
|
#define CONFIG_MPC83XX 1 /* MPC83xx family */
|
|
#define CONFIG_MPC832X 1 /* MPC832x CPU specific */
|
|
#define CONFIG_MPC832XEMDS 1 /* MPC832XEMDS board specific */
|
|
#undef CONFIG_PQ_MDS_PIB /* POWERQUICC MDS Platform IO Board */
|
|
#undef CONFIG_PQ_MDS_PIB_ATM /* QOC3 ATM card */
|
|
|
|
/*
|
|
* System Clock Setup
|
|
*/
|
|
#ifdef CONFIG_PCISLAVE
|
|
#define CONFIG_83XX_PCICLK 66000000 /* in HZ */
|
|
#else
|
|
#define CONFIG_83XX_CLKIN 66000000 /* in Hz */
|
|
#endif
|
|
|
|
#ifndef CONFIG_SYS_CLK_FREQ
|
|
#define CONFIG_SYS_CLK_FREQ 66000000
|
|
#endif
|
|
|
|
/*
|
|
* Hardware Reset Configuration Word
|
|
*/
|
|
#define CFG_HRCW_LOW (\
|
|
HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
|
|
HRCWL_DDR_TO_SCB_CLK_2X1 |\
|
|
HRCWL_VCO_1X2 |\
|
|
HRCWL_CSB_TO_CLKIN_2X1 |\
|
|
HRCWL_CORE_TO_CSB_2X1 |\
|
|
HRCWL_CE_PLL_VCO_DIV_2 |\
|
|
HRCWL_CE_PLL_DIV_1X1 |\
|
|
HRCWL_CE_TO_PLL_1X3)
|
|
|
|
#ifdef CONFIG_PCISLAVE
|
|
#define CFG_HRCW_HIGH (\
|
|
HRCWH_PCI_AGENT |\
|
|
HRCWH_PCI1_ARBITER_DISABLE |\
|
|
HRCWH_CORE_ENABLE |\
|
|
HRCWH_FROM_0XFFF00100 |\
|
|
HRCWH_BOOTSEQ_DISABLE |\
|
|
HRCWH_SW_WATCHDOG_DISABLE |\
|
|
HRCWH_ROM_LOC_LOCAL_16BIT |\
|
|
HRCWH_BIG_ENDIAN |\
|
|
HRCWH_LALE_NORMAL)
|
|
#else
|
|
#define CFG_HRCW_HIGH (\
|
|
HRCWH_PCI_HOST |\
|
|
HRCWH_PCI1_ARBITER_ENABLE |\
|
|
HRCWH_CORE_ENABLE |\
|
|
HRCWH_FROM_0X00000100 |\
|
|
HRCWH_BOOTSEQ_DISABLE |\
|
|
HRCWH_SW_WATCHDOG_DISABLE |\
|
|
HRCWH_ROM_LOC_LOCAL_16BIT |\
|
|
HRCWH_BIG_ENDIAN |\
|
|
HRCWH_LALE_NORMAL)
|
|
#endif
|
|
|
|
/*
|
|
* System IO Config
|
|
*/
|
|
#define CFG_SICRL 0x00000000
|
|
|
|
#define CONFIG_BOARD_EARLY_INIT_F /* call board_pre_init */
|
|
#define CONFIG_BOARD_EARLY_INIT_R
|
|
|
|
/*
|
|
* IMMR new address
|
|
*/
|
|
#define CFG_IMMR 0xE0000000
|
|
|
|
/*
|
|
* DDR Setup
|
|
*/
|
|
#define CFG_DDR_BASE 0x00000000 /* DDR is system memory */
|
|
#define CFG_SDRAM_BASE CFG_DDR_BASE
|
|
#define CFG_DDR_SDRAM_BASE CFG_DDR_BASE
|
|
#define CFG_DDRCDR 0x73000002 /* DDR II voltage is 1.8V */
|
|
|
|
#undef CONFIG_SPD_EEPROM
|
|
#if defined(CONFIG_SPD_EEPROM)
|
|
/* Determine DDR configuration from I2C interface
|
|
*/
|
|
#define SPD_EEPROM_ADDRESS 0x51 /* DDR SODIMM */
|
|
#else
|
|
/* Manually set up DDR parameters
|
|
*/
|
|
#define CFG_DDR_SIZE 128 /* MB */
|
|
#define CFG_DDR_CS0_CONFIG 0x80840102
|
|
#define CFG_DDR_TIMING_0 0x00220802
|
|
#define CFG_DDR_TIMING_1 0x3935d322
|
|
#define CFG_DDR_TIMING_2 0x0f9048ca
|
|
#define CFG_DDR_TIMING_3 0x00000000
|
|
#define CFG_DDR_CLK_CNTL 0x02000000
|
|
#define CFG_DDR_MODE 0x44400232
|
|
#define CFG_DDR_MODE2 0x8000c000
|
|
#define CFG_DDR_INTERVAL 0x03200064
|
|
#define CFG_DDR_CS0_BNDS 0x00000007
|
|
#define CFG_DDR_SDRAM_CFG 0x43080000
|
|
#define CFG_DDR_SDRAM_CFG2 0x00401000
|
|
#endif
|
|
|
|
/*
|
|
* Memory test
|
|
*/
|
|
#undef CFG_DRAM_TEST /* memory test, takes time */
|
|
#define CFG_MEMTEST_START 0x00000000 /* memtest region */
|
|
#define CFG_MEMTEST_END 0x00100000
|
|
|
|
/*
|
|
* The reserved memory
|
|
*/
|
|
#define CFG_MONITOR_BASE TEXT_BASE /* start of monitor */
|
|
|
|
#if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
|
|
#define CFG_RAMBOOT
|
|
#else
|
|
#undef CFG_RAMBOOT
|
|
#endif
|
|
|
|
/* CFG_MONITOR_LEN must be a multiple of CFG_ENV_SECT_SIZE */
|
|
#define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
|
|
#define CFG_MALLOC_LEN (128 * 1024) /* Reserved for malloc */
|
|
|
|
/*
|
|
* Initial RAM Base Address Setup
|
|
*/
|
|
#define CFG_INIT_RAM_LOCK 1
|
|
#define CFG_INIT_RAM_ADDR 0xE6000000 /* Initial RAM address */
|
|
#define CFG_INIT_RAM_END 0x1000 /* End of used area in RAM */
|
|
#define CFG_GBL_DATA_SIZE 0x100 /* num bytes initial data */
|
|
#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
|
|
|
|
/*
|
|
* Local Bus Configuration & Clock Setup
|
|
*/
|
|
#define CFG_LCRR (LCRR_DBYP | LCRR_CLKDIV_2)
|
|
#define CFG_LBC_LBCR 0x00000000
|
|
|
|
/*
|
|
* FLASH on the Local Bus
|
|
*/
|
|
#define CFG_FLASH_CFI /* use the Common Flash Interface */
|
|
#define CFG_FLASH_CFI_DRIVER /* use the CFI driver */
|
|
#define CFG_FLASH_BASE 0xFE000000 /* FLASH base address */
|
|
#define CFG_FLASH_SIZE 16 /* FLASH size is 16M */
|
|
|
|
#define CFG_LBLAWBAR0_PRELIM CFG_FLASH_BASE /* Window base at flash base */
|
|
#define CFG_LBLAWAR0_PRELIM 0x80000018 /* 32MB window size */
|
|
|
|
#define CFG_BR0_PRELIM (CFG_FLASH_BASE | /* Flash Base address */ \
|
|
(2 << BR_PS_SHIFT) | /* 16 bit port size */ \
|
|
BR_V) /* valid */
|
|
#define CFG_OR0_PRELIM 0xfe006ff7 /* 16MB Flash size */
|
|
|
|
#define CFG_MAX_FLASH_BANKS 1 /* number of banks */
|
|
#define CFG_MAX_FLASH_SECT 128 /* sectors per device */
|
|
|
|
#undef CFG_FLASH_CHECKSUM
|
|
|
|
/*
|
|
* BCSR on the Local Bus
|
|
*/
|
|
#define CFG_BCSR 0xF8000000
|
|
#define CFG_LBLAWBAR1_PRELIM CFG_BCSR /* Access window base at BCSR base */
|
|
#define CFG_LBLAWAR1_PRELIM 0x8000000E /* Access window size 32K */
|
|
|
|
#define CFG_BR1_PRELIM (CFG_BCSR|0x00000801) /* Port size=8bit, MSEL=GPCM */
|
|
#define CFG_OR1_PRELIM 0xFFFFE9f7 /* length 32K */
|
|
|
|
/*
|
|
* SDRAM on the Local Bus
|
|
*/
|
|
#undef CFG_LB_SDRAM /* The board has not SRDAM on local bus */
|
|
|
|
#ifdef CFG_LB_SDRAM
|
|
#define CFG_LBC_SDRAM_BASE 0xF0000000 /* SDRAM base address */
|
|
#define CFG_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */
|
|
|
|
#define CFG_LBLAWBAR2_PRELIM CFG_LBC_SDRAM_BASE
|
|
#define CFG_LBLAWAR2_PRELIM 0x80000019 /* 64MB */
|
|
|
|
/*local bus BR2, OR2 definition for SDRAM if soldered on the EPB board */
|
|
/*
|
|
* Base Register 2 and Option Register 2 configure SDRAM.
|
|
* The SDRAM base address, CFG_LBC_SDRAM_BASE, is 0xf0000000.
|
|
*
|
|
* For BR2, need:
|
|
* Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0
|
|
* port size = 32-bits = BR2[19:20] = 11
|
|
* no parity checking = BR2[21:22] = 00
|
|
* SDRAM for MSEL = BR2[24:26] = 011
|
|
* Valid = BR[31] = 1
|
|
*
|
|
* 0 4 8 12 16 20 24 28
|
|
* 1111 0000 0000 0000 0001 1000 0110 0001 = f0001861
|
|
*
|
|
* CFG_LBC_SDRAM_BASE should be masked and OR'ed into
|
|
* the top 17 bits of BR2.
|
|
*/
|
|
|
|
#define CFG_BR2_PRELIM 0xf0001861 /*Port size=32bit, MSEL=SDRAM */
|
|
|
|
/*
|
|
* The SDRAM size in MB, CFG_LBC_SDRAM_SIZE, is 64.
|
|
*
|
|
* For OR2, need:
|
|
* 64MB mask for AM, OR2[0:7] = 1111 1100
|
|
* XAM, OR2[17:18] = 11
|
|
* 9 columns OR2[19-21] = 010
|
|
* 13 rows OR2[23-25] = 100
|
|
* EAD set for extra time OR[31] = 1
|
|
*
|
|
* 0 4 8 12 16 20 24 28
|
|
* 1111 1100 0000 0000 0110 1001 0000 0001 = fc006901
|
|
*/
|
|
|
|
#define CFG_OR2_PRELIM 0xfc006901
|
|
|
|
#define CFG_LBC_LSRT 0x32000000 /* LB sdram refresh timer, about 6us */
|
|
#define CFG_LBC_MRTPR 0x20000000 /* LB refresh timer prescal, 266MHz/32 */
|
|
|
|
/*
|
|
* LSDMR masks
|
|
*/
|
|
#define CFG_LBC_LSDMR_OP_NORMAL (0 << (31 - 4))
|
|
#define CFG_LBC_LSDMR_OP_ARFRSH (1 << (31 - 4))
|
|
#define CFG_LBC_LSDMR_OP_SRFRSH (2 << (31 - 4))
|
|
#define CFG_LBC_LSDMR_OP_MRW (3 << (31 - 4))
|
|
#define CFG_LBC_LSDMR_OP_PRECH (4 << (31 - 4))
|
|
#define CFG_LBC_LSDMR_OP_PCHALL (5 << (31 - 4))
|
|
#define CFG_LBC_LSDMR_OP_ACTBNK (6 << (31 - 4))
|
|
#define CFG_LBC_LSDMR_OP_RWINV (7 << (31 - 4))
|
|
|
|
#define CFG_LBC_LSDMR_COMMON 0x0063b723
|
|
|
|
/*
|
|
* SDRAM Controller configuration sequence.
|
|
*/
|
|
#define CFG_LBC_LSDMR_1 ( CFG_LBC_LSDMR_COMMON \
|
|
| CFG_LBC_LSDMR_OP_PCHALL)
|
|
#define CFG_LBC_LSDMR_2 ( CFG_LBC_LSDMR_COMMON \
|
|
| CFG_LBC_LSDMR_OP_ARFRSH)
|
|
#define CFG_LBC_LSDMR_3 ( CFG_LBC_LSDMR_COMMON \
|
|
| CFG_LBC_LSDMR_OP_ARFRSH)
|
|
#define CFG_LBC_LSDMR_4 ( CFG_LBC_LSDMR_COMMON \
|
|
| CFG_LBC_LSDMR_OP_MRW)
|
|
#define CFG_LBC_LSDMR_5 ( CFG_LBC_LSDMR_COMMON \
|
|
| CFG_LBC_LSDMR_OP_NORMAL)
|
|
|
|
#endif
|
|
|
|
/*
|
|
* Windows to access PIB via local bus
|
|
*/
|
|
#define CFG_LBLAWBAR3_PRELIM 0xf8008000 /* windows base 0xf8008000 */
|
|
#define CFG_LBLAWAR3_PRELIM 0x8000000f /* windows size 64KB */
|
|
|
|
/*
|
|
* CS2 on Local Bus, to PIB
|
|
*/
|
|
#define CFG_BR2_PRELIM 0xf8008801 /* CS2 base address at 0xf8008000 */
|
|
#define CFG_OR2_PRELIM 0xffffe9f7 /* size 32KB, port size 8bit, GPCM */
|
|
|
|
/*
|
|
* CS3 on Local Bus, to PIB
|
|
*/
|
|
#define CFG_BR3_PRELIM 0xf8010801 /* CS3 base address at 0xf8010000 */
|
|
#define CFG_OR3_PRELIM 0xffffe9f7 /* size 32KB, port size 8bit, GPCM */
|
|
|
|
/*
|
|
* Serial Port
|
|
*/
|
|
#define CONFIG_CONS_INDEX 1
|
|
#undef CONFIG_SERIAL_SOFTWARE_FIFO
|
|
#define CFG_NS16550
|
|
#define CFG_NS16550_SERIAL
|
|
#define CFG_NS16550_REG_SIZE 1
|
|
#define CFG_NS16550_CLK get_bus_freq(0)
|
|
|
|
#define CFG_BAUDRATE_TABLE \
|
|
{300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
|
|
|
|
#define CFG_NS16550_COM1 (CFG_IMMR+0x4500)
|
|
#define CFG_NS16550_COM2 (CFG_IMMR+0x4600)
|
|
|
|
#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
|
|
/* Use the HUSH parser */
|
|
#define CFG_HUSH_PARSER
|
|
#ifdef CFG_HUSH_PARSER
|
|
#define CFG_PROMPT_HUSH_PS2 "> "
|
|
#endif
|
|
|
|
/* pass open firmware flat tree */
|
|
#define CONFIG_OF_LIBFDT 1
|
|
#define CONFIG_OF_BOARD_SETUP 1
|
|
#define CONFIG_OF_STDOUT_VIA_ALIAS 1
|
|
|
|
/* I2C */
|
|
#define CONFIG_HARD_I2C /* I2C with hardware support */
|
|
#undef CONFIG_SOFT_I2C /* I2C bit-banged */
|
|
#define CONFIG_FSL_I2C
|
|
#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
|
|
#define CFG_I2C_SLAVE 0x7F
|
|
#define CFG_I2C_NOPROBES {0x51} /* Don't probe these addrs */
|
|
#define CFG_I2C_OFFSET 0x3000
|
|
|
|
/*
|
|
* Config on-board RTC
|
|
*/
|
|
#define CONFIG_RTC_DS1374 /* use ds1374 rtc via i2c */
|
|
#define CFG_I2C_RTC_ADDR 0x68 /* at address 0x68 */
|
|
|
|
/*
|
|
* General PCI
|
|
* Addresses are mapped 1-1.
|
|
*/
|
|
#define CFG_PCI_MEM_BASE 0x80000000
|
|
#define CFG_PCI_MEM_PHYS CFG_PCI_MEM_BASE
|
|
#define CFG_PCI_MEM_SIZE 0x10000000 /* 256M */
|
|
#define CFG_PCI_MMIO_BASE 0x90000000
|
|
#define CFG_PCI_MMIO_PHYS CFG_PCI_MMIO_BASE
|
|
#define CFG_PCI_MMIO_SIZE 0x10000000 /* 256M */
|
|
#define CFG_PCI_IO_BASE 0x00000000
|
|
#define CFG_PCI_IO_PHYS 0xE0300000
|
|
#define CFG_PCI_IO_SIZE 0x100000 /* 1M */
|
|
|
|
#define CFG_PCI_SLV_MEM_LOCAL CFG_SDRAM_BASE
|
|
#define CFG_PCI_SLV_MEM_BUS 0x00000000
|
|
#define CFG_PCI_SLV_MEM_SIZE 0x80000000
|
|
|
|
|
|
#ifdef CONFIG_PCI
|
|
|
|
#define CONFIG_NET_MULTI
|
|
#define CONFIG_PCI_PNP /* do pci plug-and-play */
|
|
|
|
#undef CONFIG_EEPRO100
|
|
#undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
|
|
#define CFG_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */
|
|
|
|
#endif /* CONFIG_PCI */
|
|
|
|
|
|
#ifndef CONFIG_NET_MULTI
|
|
#define CONFIG_NET_MULTI 1
|
|
#endif
|
|
|
|
/*
|
|
* QE UEC ethernet configuration
|
|
*/
|
|
#define CONFIG_UEC_ETH
|
|
#define CONFIG_ETHPRIME "FSL UEC0"
|
|
|
|
#define CONFIG_UEC_ETH1 /* ETH3 */
|
|
|
|
#ifdef CONFIG_UEC_ETH1
|
|
#define CFG_UEC1_UCC_NUM 2 /* UCC3 */
|
|
#define CFG_UEC1_RX_CLK QE_CLK9
|
|
#define CFG_UEC1_TX_CLK QE_CLK10
|
|
#define CFG_UEC1_ETH_TYPE FAST_ETH
|
|
#define CFG_UEC1_PHY_ADDR 3
|
|
#define CFG_UEC1_INTERFACE_MODE ENET_100_MII
|
|
#endif
|
|
|
|
#define CONFIG_UEC_ETH2 /* ETH4 */
|
|
|
|
#ifdef CONFIG_UEC_ETH2
|
|
#define CFG_UEC2_UCC_NUM 3 /* UCC4 */
|
|
#define CFG_UEC2_RX_CLK QE_CLK7
|
|
#define CFG_UEC2_TX_CLK QE_CLK8
|
|
#define CFG_UEC2_ETH_TYPE FAST_ETH
|
|
#define CFG_UEC2_PHY_ADDR 4
|
|
#define CFG_UEC2_INTERFACE_MODE ENET_100_MII
|
|
#endif
|
|
|
|
/*
|
|
* Environment
|
|
*/
|
|
#ifndef CFG_RAMBOOT
|
|
#define CFG_ENV_IS_IN_FLASH 1
|
|
#define CFG_ENV_ADDR (CFG_MONITOR_BASE + CFG_MONITOR_LEN)
|
|
#define CFG_ENV_SECT_SIZE 0x20000
|
|
#define CFG_ENV_SIZE 0x2000
|
|
#else
|
|
#define CFG_NO_FLASH 1 /* Flash is not usable now */
|
|
#define CFG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */
|
|
#define CFG_ENV_ADDR (CFG_MONITOR_BASE - 0x1000)
|
|
#define CFG_ENV_SIZE 0x2000
|
|
#endif
|
|
|
|
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
|
|
#define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
|
|
|
|
/*
|
|
* BOOTP options
|
|
*/
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
#define CONFIG_BOOTP_BOOTPATH
|
|
#define CONFIG_BOOTP_GATEWAY
|
|
#define CONFIG_BOOTP_HOSTNAME
|
|
|
|
|
|
/*
|
|
* Command line configuration.
|
|
*/
|
|
#include <config_cmd_default.h>
|
|
|
|
#define CONFIG_CMD_PING
|
|
#define CONFIG_CMD_I2C
|
|
#define CONFIG_CMD_ASKENV
|
|
|
|
#if defined(CONFIG_PCI)
|
|
#define CONFIG_CMD_PCI
|
|
#endif
|
|
|
|
#if defined(CFG_RAMBOOT)
|
|
#undef CONFIG_CMD_ENV
|
|
#undef CONFIG_CMD_LOADS
|
|
#endif
|
|
|
|
|
|
#undef CONFIG_WATCHDOG /* watchdog disabled */
|
|
|
|
/*
|
|
* Miscellaneous configurable options
|
|
*/
|
|
#define CFG_LONGHELP /* undef to save memory */
|
|
#define CFG_LOAD_ADDR 0x2000000 /* default load address */
|
|
#define CFG_PROMPT "=> " /* Monitor Command Prompt */
|
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
|
|
#else
|
|
#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
|
|
#endif
|
|
|
|
#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
|
|
#define CFG_MAXARGS 16 /* max number of command args */
|
|
#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
|
|
#define CFG_HZ 1000 /* decrementer freq: 1ms ticks */
|
|
|
|
/*
|
|
* For booting Linux, the board info and command line data
|
|
* have to be in the first 8 MB of memory, since this is
|
|
* the maximum mapped by the Linux kernel during initialization.
|
|
*/
|
|
#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
|
|
|
|
/*
|
|
* Core HID Setup
|
|
*/
|
|
#define CFG_HID0_INIT 0x000000000
|
|
#define CFG_HID0_FINAL HID0_ENABLE_MACHINE_CHECK
|
|
#define CFG_HID2 HID2_HBE
|
|
|
|
/*
|
|
* MMU Setup
|
|
*/
|
|
|
|
#define CONFIG_HIGH_BATS 1 /* High BATs supported */
|
|
|
|
/* DDR: cache cacheable */
|
|
#define CFG_IBAT0L (CFG_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
|
|
#define CFG_IBAT0U (CFG_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
|
|
#define CFG_DBAT0L CFG_IBAT0L
|
|
#define CFG_DBAT0U CFG_IBAT0U
|
|
|
|
/* IMMRBAR & PCI IO: cache-inhibit and guarded */
|
|
#define CFG_IBAT1L (CFG_IMMR | BATL_PP_10 | \
|
|
BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
|
|
#define CFG_IBAT1U (CFG_IMMR | BATU_BL_4M | BATU_VS | BATU_VP)
|
|
#define CFG_DBAT1L CFG_IBAT1L
|
|
#define CFG_DBAT1U CFG_IBAT1U
|
|
|
|
/* BCSR: cache-inhibit and guarded */
|
|
#define CFG_IBAT2L (CFG_BCSR | BATL_PP_10 | \
|
|
BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
|
|
#define CFG_IBAT2U (CFG_BCSR | BATU_BL_128K | BATU_VS | BATU_VP)
|
|
#define CFG_DBAT2L CFG_IBAT2L
|
|
#define CFG_DBAT2U CFG_IBAT2U
|
|
|
|
/* FLASH: icache cacheable, but dcache-inhibit and guarded */
|
|
#define CFG_IBAT3L (CFG_FLASH_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
|
|
#define CFG_IBAT3U (CFG_FLASH_BASE | BATU_BL_32M | BATU_VS | BATU_VP)
|
|
#define CFG_DBAT3L (CFG_FLASH_BASE | BATL_PP_10 | \
|
|
BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
|
|
#define CFG_DBAT3U CFG_IBAT3U
|
|
|
|
#define CFG_IBAT4L (0)
|
|
#define CFG_IBAT4U (0)
|
|
#define CFG_DBAT4L CFG_IBAT4L
|
|
#define CFG_DBAT4U CFG_IBAT4U
|
|
|
|
/* Stack in dcache: cacheable, no memory coherence */
|
|
#define CFG_IBAT5L (CFG_INIT_RAM_ADDR | BATL_PP_10)
|
|
#define CFG_IBAT5U (CFG_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP)
|
|
#define CFG_DBAT5L CFG_IBAT5L
|
|
#define CFG_DBAT5U CFG_IBAT5U
|
|
|
|
#ifdef CONFIG_PCI
|
|
/* PCI MEM space: cacheable */
|
|
#define CFG_IBAT6L (CFG_PCI_MEM_PHYS | BATL_PP_10 | BATL_MEMCOHERENCE)
|
|
#define CFG_IBAT6U (CFG_PCI_MEM_PHYS | BATU_BL_256M | BATU_VS | BATU_VP)
|
|
#define CFG_DBAT6L CFG_IBAT6L
|
|
#define CFG_DBAT6U CFG_IBAT6U
|
|
/* PCI MMIO space: cache-inhibit and guarded */
|
|
#define CFG_IBAT7L (CFG_PCI_MMIO_PHYS | BATL_PP_10 | \
|
|
BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
|
|
#define CFG_IBAT7U (CFG_PCI_MMIO_PHYS | BATU_BL_256M | BATU_VS | BATU_VP)
|
|
#define CFG_DBAT7L CFG_IBAT7L
|
|
#define CFG_DBAT7U CFG_IBAT7U
|
|
#else
|
|
#define CFG_IBAT6L (0)
|
|
#define CFG_IBAT6U (0)
|
|
#define CFG_IBAT7L (0)
|
|
#define CFG_IBAT7U (0)
|
|
#define CFG_DBAT6L CFG_IBAT6L
|
|
#define CFG_DBAT6U CFG_IBAT6U
|
|
#define CFG_DBAT7L CFG_IBAT7L
|
|
#define CFG_DBAT7U CFG_IBAT7U
|
|
#endif
|
|
|
|
/*
|
|
* Internal Definitions
|
|
*
|
|
* Boot Flags
|
|
*/
|
|
#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
|
|
#define BOOTFLAG_WARM 0x02 /* Software reboot */
|
|
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
#define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */
|
|
#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
|
|
#endif
|
|
|
|
/*
|
|
* Environment Configuration
|
|
*/
|
|
|
|
#define CONFIG_ENV_OVERWRITE
|
|
|
|
#if defined(CONFIG_UEC_ETH)
|
|
#define CONFIG_HAS_ETH0
|
|
#define CONFIG_ETHADDR 00:04:9f:ef:03:01
|
|
#define CONFIG_HAS_ETH1
|
|
#define CONFIG_ETH1ADDR 00:04:9f:ef:03:02
|
|
#endif
|
|
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
|
#define CONFIG_LOADADDR 500000 /* default location for tftp and bootm */
|
|
|
|
#define CONFIG_BOOTDELAY 6 /* -1 disables auto-boot */
|
|
#undef CONFIG_BOOTARGS /* the boot command will set bootargs */
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"netdev=eth0\0" \
|
|
"consoledev=ttyS0\0" \
|
|
"ramdiskaddr=1000000\0" \
|
|
"ramdiskfile=ramfs.83xx\0" \
|
|
"fdtaddr=400000\0" \
|
|
"fdtfile=mpc832x_mds.dtb\0" \
|
|
""
|
|
|
|
#define CONFIG_NFSBOOTCOMMAND \
|
|
"setenv bootargs root=/dev/nfs rw " \
|
|
"nfsroot=$serverip:$rootpath " \
|
|
"ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
|
|
"console=$consoledev,$baudrate $othbootargs;" \
|
|
"tftp $loadaddr $bootfile;" \
|
|
"tftp $fdtaddr $fdtfile;" \
|
|
"bootm $loadaddr - $fdtaddr"
|
|
|
|
#define CONFIG_RAMBOOTCOMMAND \
|
|
"setenv bootargs root=/dev/ram rw " \
|
|
"console=$consoledev,$baudrate $othbootargs;" \
|
|
"tftp $ramdiskaddr $ramdiskfile;" \
|
|
"tftp $loadaddr $bootfile;" \
|
|
"tftp $fdtaddr $fdtfile;" \
|
|
"bootm $loadaddr $ramdiskaddr $fdtaddr"
|
|
|
|
|
|
#define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
|
|
|
|
#endif /* __CONFIG_H */
|
|
|