upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
151 lines
3.1 KiB
151 lines
3.1 KiB
/*
|
|
* Copyright (C) 2009
|
|
* Guennadi Liakhovetski, DENX Software Engineering, <lg@denx.de>
|
|
*
|
|
* Copyright (C) 2011
|
|
* Stefano Babic, DENX Software Engineering, <sbabic@denx.de>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
#include <common.h>
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <asm/gpio.h>
|
|
#include <asm/io.h>
|
|
#include <errno.h>
|
|
|
|
enum mxc_gpio_direction {
|
|
MXC_GPIO_DIRECTION_IN,
|
|
MXC_GPIO_DIRECTION_OUT,
|
|
};
|
|
|
|
|
|
/* GPIO port description */
|
|
static unsigned long gpio_ports[] = {
|
|
[0] = GPIO1_BASE_ADDR,
|
|
[1] = GPIO2_BASE_ADDR,
|
|
[2] = GPIO3_BASE_ADDR,
|
|
#if defined(CONFIG_MX51) || defined(CONFIG_MX53) || defined(CONFIG_MX6Q)
|
|
[3] = GPIO4_BASE_ADDR,
|
|
#endif
|
|
#if defined(CONFIG_MX53) || defined(CONFIG_MX6Q)
|
|
[4] = GPIO5_BASE_ADDR,
|
|
[5] = GPIO6_BASE_ADDR,
|
|
[6] = GPIO7_BASE_ADDR,
|
|
#endif
|
|
};
|
|
|
|
static int mxc_gpio_direction(unsigned int gpio,
|
|
enum mxc_gpio_direction direction)
|
|
{
|
|
unsigned int port = gpio >> 5;
|
|
struct gpio_regs *regs;
|
|
u32 l;
|
|
|
|
if (port >= ARRAY_SIZE(gpio_ports))
|
|
return -EINVAL;
|
|
|
|
gpio &= 0x1f;
|
|
|
|
regs = (struct gpio_regs *)gpio_ports[port];
|
|
|
|
l = readl(®s->gpio_dir);
|
|
|
|
switch (direction) {
|
|
case MXC_GPIO_DIRECTION_OUT:
|
|
l |= 1 << gpio;
|
|
break;
|
|
case MXC_GPIO_DIRECTION_IN:
|
|
l &= ~(1 << gpio);
|
|
}
|
|
writel(l, ®s->gpio_dir);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void gpio_set_value(int gpio, int value)
|
|
{
|
|
unsigned int port = gpio >> 5;
|
|
struct gpio_regs *regs;
|
|
u32 l;
|
|
|
|
if (port >= ARRAY_SIZE(gpio_ports))
|
|
return;
|
|
|
|
gpio &= 0x1f;
|
|
|
|
regs = (struct gpio_regs *)gpio_ports[port];
|
|
|
|
l = readl(®s->gpio_dr);
|
|
if (value)
|
|
l |= 1 << gpio;
|
|
else
|
|
l &= ~(1 << gpio);
|
|
writel(l, ®s->gpio_dr);
|
|
}
|
|
|
|
int gpio_get_value(int gpio)
|
|
{
|
|
unsigned int port = gpio >> 5;
|
|
struct gpio_regs *regs;
|
|
u32 l;
|
|
|
|
if (port >= ARRAY_SIZE(gpio_ports))
|
|
return -EINVAL;
|
|
|
|
gpio &= 0x1f;
|
|
|
|
regs = (struct gpio_regs *)gpio_ports[port];
|
|
|
|
l = (readl(®s->gpio_dr) >> gpio) & 0x01;
|
|
|
|
return l;
|
|
}
|
|
|
|
int gpio_request(int gp, const char *label)
|
|
{
|
|
unsigned int port = gp >> 5;
|
|
if (port >= ARRAY_SIZE(gpio_ports))
|
|
return -EINVAL;
|
|
return 0;
|
|
}
|
|
|
|
void gpio_free(int gp)
|
|
{
|
|
}
|
|
|
|
void gpio_toggle_value(int gp)
|
|
{
|
|
gpio_set_value(gp, !gpio_get_value(gp));
|
|
}
|
|
|
|
int gpio_direction_input(int gp)
|
|
{
|
|
return mxc_gpio_direction(gp, MXC_GPIO_DIRECTION_IN);
|
|
}
|
|
|
|
int gpio_direction_output(int gp, int value)
|
|
{
|
|
int ret = mxc_gpio_direction(gp, MXC_GPIO_DIRECTION_OUT);
|
|
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
gpio_set_value(gp, value);
|
|
return 0;
|
|
}
|
|
|