upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
58 lines
2.0 KiB
58 lines
2.0 KiB
/*
|
|
* (C) Copyright 2011
|
|
* Alexander Holler <holler@ahsoftware.de>
|
|
*
|
|
* Based on "drivers/usb/host/ehci-omap.c" from Linux 2.6.37
|
|
*
|
|
* See there for additional Copyrights.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301 USA
|
|
*/
|
|
#ifndef _EHCI_OMAP3_H_
|
|
#define _EHCI_OMAP3_H_
|
|
|
|
/* USB/EHCI registers */
|
|
#define OMAP3_USBTLL_BASE 0x48062000UL
|
|
#define OMAP3_UHH_BASE 0x48064000UL
|
|
#define OMAP3_EHCI_BASE 0x48064800UL
|
|
|
|
/* TLL Register Set */
|
|
#define OMAP_USBTLL_SYSCONFIG (0x10)
|
|
#define OMAP_USBTLL_SYSCONFIG_SOFTRESET (1 << 1)
|
|
#define OMAP_USBTLL_SYSCONFIG_ENAWAKEUP (1 << 2)
|
|
#define OMAP_USBTLL_SYSCONFIG_SIDLEMODE (1 << 3)
|
|
#define OMAP_USBTLL_SYSCONFIG_CACTIVITY (1 << 8)
|
|
|
|
#define OMAP_USBTLL_SYSSTATUS (0x14)
|
|
#define OMAP_USBTLL_SYSSTATUS_RESETDONE (1 << 0)
|
|
|
|
/* UHH Register Set */
|
|
#define OMAP_UHH_SYSCONFIG (0x10)
|
|
#define OMAP_UHH_SYSCONFIG_SOFTRESET (1 << 1)
|
|
#define OMAP_UHH_SYSCONFIG_CACTIVITY (1 << 8)
|
|
#define OMAP_UHH_SYSCONFIG_SIDLEMODE (1 << 3)
|
|
#define OMAP_UHH_SYSCONFIG_ENAWAKEUP (1 << 2)
|
|
#define OMAP_UHH_SYSCONFIG_MIDLEMODE (1 << 12)
|
|
|
|
#define OMAP_UHH_HOSTCONFIG (0x40)
|
|
#define OMAP_UHH_HOSTCONFIG_INCR4_BURST_EN (1 << 2)
|
|
#define OMAP_UHH_HOSTCONFIG_INCR8_BURST_EN (1 << 3)
|
|
#define OMAP_UHH_HOSTCONFIG_INCR16_BURST_EN (1 << 4)
|
|
|
|
#endif /* _EHCI_OMAP3_H_ */
|
|
|