upstream u-boot with additional patches for our devices/boards: https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ; Gbit ethernet patch for some LIME2 revisions ; with SPI flash support

Alexey Brodkin f13606b77d arc: introduce U-Boot port for ARCv2 ISA ... ARC HS and ARC EM are new cores based on ARCv2 ISA which is binary incompatible with ISAv1 (AKA ARCompact). Significant difference between ISAv2 and v1 is implementation of interrupt vector table. In v1 it is implemented in the same way as on many other architectures - as a special location where user may put whether code executed in place (if machine word of space is enough) or jump to a full-scale interrupt handler. In v2 interrupt table is just an array of adresses of real interrupt handlers. That requires a separate section for IVT that is not encoded as code by assembler. This change adds support for following cores: * ARC EM6 (simple 32-bit microcontroller without MMU) * ARC HS36 (advanced 32-bit microcontroller without MMU) * ARC HS38 (advanced 32-bit microcontroller with MMU) As a part of ARC HS38 new version of MMU (v4) was introduced. Also this change adds AXS131 board which is the same DW ARC SDP base board but with ARC HS38 CPU tile. Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>		10 years ago
..
cpu	arc: introduce U-Boot port for ARCv2 ISA	10 years ago
include/asm	arc: introduce U-Boot port for ARCv2 ISA	10 years ago
lib	arc: build libgcc in U-Boot	10 years ago
Kconfig	arc: introduce U-Boot port for ARCv2 ISA	10 years ago
Makefile	arc: introduce separate section for interrupt vector table	10 years ago
config.mk	arc: introduce U-Boot port for ARCv2 ISA	10 years ago