upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
148 lines
2.9 KiB
148 lines
2.9 KiB
/*
|
|
* (C) Copyright 2007
|
|
* Michael Schwingen, michael@schwingen.org
|
|
*
|
|
* (C) Copyright 2006
|
|
* Stefan Roese, DENX Software Engineering, sr@denx.de.
|
|
*
|
|
* (C) Copyright 2002
|
|
* Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
|
|
*
|
|
* (C) Copyright 2002
|
|
* Sysgo Real-Time Solutions, GmbH <www.elinos.com>
|
|
* Marius Groeger <mgroeger@sysgo.de>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <command.h>
|
|
#include <malloc.h>
|
|
#include <asm/arch/ixp425.h>
|
|
#include <asm/io.h>
|
|
#include <miiphy.h>
|
|
#ifdef CONFIG_PCI
|
|
#include <pci.h>
|
|
#include <asm/arch/ixp425pci.h>
|
|
#endif
|
|
|
|
#include "actux1_hw.h"
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
/* CS5: Debug port */
|
|
writel(0x9d520003, IXP425_EXP_CS5);
|
|
/* CS6: HwRel */
|
|
writel(0x81860001, IXP425_EXP_CS6);
|
|
/* CS7: LEDs */
|
|
writel(0x80900003, IXP425_EXP_CS7);
|
|
return 0;
|
|
}
|
|
|
|
int board_init(void)
|
|
{
|
|
/* adress of boot parameters */
|
|
gd->bd->bi_boot_params = 0x00000100;
|
|
|
|
GPIO_OUTPUT_CLEAR(CONFIG_SYS_GPIO_IORST);
|
|
GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_IORST);
|
|
|
|
/* Setup GPIOs for PCI INTA */
|
|
GPIO_OUTPUT_DISABLE(CONFIG_SYS_GPIO_PCI1_INTA);
|
|
GPIO_INT_ACT_LOW_SET(CONFIG_SYS_GPIO_PCI1_INTA);
|
|
|
|
/* Setup GPIOs for 33MHz clock output */
|
|
GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_PCI_CLK);
|
|
GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_EXTBUS_CLK);
|
|
writel(0x011001FF, IXP425_GPIO_GPCLKR);
|
|
|
|
udelay(533);
|
|
GPIO_OUTPUT_SET(CONFIG_SYS_GPIO_IORST);
|
|
|
|
ACTUX1_LED1(2);
|
|
ACTUX1_LED2(2);
|
|
ACTUX1_LED3(0);
|
|
ACTUX1_LED4(0);
|
|
ACTUX1_LED5(0);
|
|
ACTUX1_LED6(0);
|
|
ACTUX1_LED7(0);
|
|
|
|
ACTUX1_HS(ACTUX1_HS_DCD);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Check Board Identity
|
|
*/
|
|
int checkboard(void)
|
|
{
|
|
char buf[64];
|
|
int i = getenv_f("serial#", buf, sizeof(buf));
|
|
|
|
puts("Board: AcTux-1 rev.");
|
|
putc(ACTUX1_BOARDREL + 'A' - 1);
|
|
|
|
if (i > 0) {
|
|
puts(", serial# ");
|
|
puts(buf);
|
|
}
|
|
putc('\n');
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*************************************************************************
|
|
* get_board_rev() - setup to pass kernel board revision information
|
|
* 0 = reserved
|
|
* 1 = Rev. A
|
|
* 2 = Rev. B
|
|
*************************************************************************/
|
|
u32 get_board_rev(void)
|
|
{
|
|
return ACTUX1_BOARDREL;
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
gd->ram_size = get_ram_size(CONFIG_SYS_SDRAM_BASE, 128<<20);
|
|
return 0;
|
|
}
|
|
|
|
|
|
#ifdef CONFIG_PCI
|
|
struct pci_controller hose;
|
|
|
|
void pci_init_board(void)
|
|
{
|
|
pci_ixp_init(&hose);
|
|
}
|
|
#endif
|
|
|
|
void reset_phy(void)
|
|
{
|
|
u16 id1, id2;
|
|
|
|
/* initialize the PHY */
|
|
miiphy_reset("NPE0", CONFIG_PHY_ADDR);
|
|
|
|
miiphy_read("NPE0", CONFIG_PHY_ADDR, MII_PHYSID1, &id1);
|
|
miiphy_read("NPE0", CONFIG_PHY_ADDR, MII_PHYSID2, &id2);
|
|
|
|
id2 &= 0xFFF0; /* mask out revision bits */
|
|
|
|
if (id1 == 0x13 && id2 == 0x78e0) {
|
|
/*
|
|
* LXT971/LXT972 PHY: set LED outputs:
|
|
* LED1(green) = Link/ACT,
|
|
* LED2 (unused) = LINK,
|
|
* LED3(red) = Coll
|
|
*/
|
|
miiphy_write("NPE0", CONFIG_PHY_ADDR, 20, 0xD432);
|
|
} else if (id1 == 0x143 && id2 == 0xbc30) {
|
|
/* BCM5241: default values are OK */
|
|
} else
|
|
printf("unknown ethernet PHY ID: %x %x\n", id1, id2);
|
|
}
|
|
|