upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
104 lines
2.1 KiB
104 lines
2.1 KiB
/*
|
|
* Authors: Xiangfu Liu <xiangfu@sharism.cc>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version
|
|
* 3 of the License, or (at your option) any later version.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/jz4740.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
static void gpio_init(void)
|
|
{
|
|
unsigned int i;
|
|
|
|
/* Initialize NAND Flash Pins */
|
|
__gpio_as_nand();
|
|
|
|
/* Initialize SDRAM pins */
|
|
__gpio_as_sdram_16bit_4720();
|
|
|
|
/* Initialize LCD pins */
|
|
__gpio_as_lcd_18bit();
|
|
|
|
/* Initialize MSC pins */
|
|
__gpio_as_msc();
|
|
|
|
/* Initialize Other pins */
|
|
for (i = 0; i < 7; i++) {
|
|
__gpio_as_input(GPIO_KEYIN_BASE + i);
|
|
__gpio_enable_pull(GPIO_KEYIN_BASE + i);
|
|
}
|
|
|
|
for (i = 0; i < 8; i++) {
|
|
__gpio_as_output(GPIO_KEYOUT_BASE + i);
|
|
__gpio_clear_pin(GPIO_KEYOUT_BASE + i);
|
|
}
|
|
|
|
__gpio_as_input(GPIO_KEYIN_8);
|
|
__gpio_enable_pull(GPIO_KEYIN_8);
|
|
|
|
/* enable the TP4, TP5 as UART0 */
|
|
__gpio_jtag_to_uart0();
|
|
|
|
__gpio_as_output(GPIO_AUDIO_POP);
|
|
__gpio_set_pin(GPIO_AUDIO_POP);
|
|
|
|
__gpio_as_output(GPIO_LCD_CS);
|
|
__gpio_clear_pin(GPIO_LCD_CS);
|
|
|
|
__gpio_as_output(GPIO_AMP_EN);
|
|
__gpio_clear_pin(GPIO_AMP_EN);
|
|
|
|
__gpio_as_output(GPIO_SDPW_EN);
|
|
__gpio_disable_pull(GPIO_SDPW_EN);
|
|
__gpio_clear_pin(GPIO_SDPW_EN);
|
|
|
|
__gpio_as_input(GPIO_SD_DETECT);
|
|
__gpio_disable_pull(GPIO_SD_DETECT);
|
|
|
|
__gpio_as_input(GPIO_USB_DETECT);
|
|
__gpio_enable_pull(GPIO_USB_DETECT);
|
|
}
|
|
|
|
static void cpm_init(void)
|
|
{
|
|
struct jz4740_cpm *cpm = (struct jz4740_cpm *)JZ4740_CPM_BASE;
|
|
uint32_t reg = readw(&cpm->clkgr);
|
|
|
|
reg |= CPM_CLKGR_IPU |
|
|
CPM_CLKGR_CIM |
|
|
CPM_CLKGR_I2C |
|
|
CPM_CLKGR_SSI |
|
|
CPM_CLKGR_UART1 |
|
|
CPM_CLKGR_SADC |
|
|
CPM_CLKGR_UHC |
|
|
CPM_CLKGR_UDC |
|
|
CPM_CLKGR_AIC1;
|
|
|
|
writew(reg, &cpm->clkgr);
|
|
}
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
gpio_init();
|
|
cpm_init();
|
|
calc_clocks(); /* calc the clocks */
|
|
rtc_init(); /* init rtc on any reset */
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* U-Boot common routines */
|
|
int checkboard(void)
|
|
{
|
|
printf("Board: Qi LB60 (Ingenic XBurst Jz4740 SoC, Speed %ld MHz)\n",
|
|
gd->cpu_clk / 1000000);
|
|
|
|
return 0;
|
|
}
|
|
|