upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
96 lines
2.7 KiB
96 lines
2.7 KiB
/*
|
|
* (C) Copyright 2011
|
|
* Heiko Schocher, DENX Software Engineering, hs@denx.de.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __MGCOGE3NE
|
|
#define __MGCOGE3NE
|
|
|
|
/*
|
|
* High Level Configuration Options
|
|
* (easy to change)
|
|
*/
|
|
|
|
#define CONFIG_MPC8247
|
|
#define CONFIG_MGCOGE3NE
|
|
#define CONFIG_HOSTNAME mgcoge3ne
|
|
#define CONFIG_KM_82XX
|
|
|
|
#define CONFIG_SYS_TEXT_BASE 0xFE000000
|
|
|
|
/* include common defines/options for all Keymile boards */
|
|
#include "km/keymile-common.h"
|
|
#include "km/km-powerpc.h"
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x00000000
|
|
#define CONFIG_SYS_FLASH_BASE 0xFE000000
|
|
#define CONFIG_SYS_FLASH_SIZE 32
|
|
#define CONFIG_SYS_FLASH_CFI
|
|
#define CONFIG_FLASH_CFI_DRIVER
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max num of flash banks */
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 1024 /*
|
|
* max num of sects on one
|
|
* chip
|
|
*/
|
|
|
|
#define CONFIG_SYS_FLASH_BASE_1 0x50000000
|
|
#define CONFIG_SYS_FLASH_SIZE_1 128
|
|
|
|
#define CONFIG_SYS_FLASH_SIZE_2 0 /* dummy value to calc SYS_OR5 */
|
|
|
|
#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE, \
|
|
CONFIG_SYS_FLASH_BASE_1 }
|
|
|
|
#define MTDIDS_DEFAULT "nor2=app"
|
|
|
|
/*
|
|
* Bank 1 - 60x bus SDRAM
|
|
* mgcoge3ne has 256M.
|
|
*/
|
|
#define SDRAM_MAX_SIZE 0x10000000 /* max. 256 MB */
|
|
#define CONFIG_SYS_GLOBAL_SDRAM_LIMIT (512 << 20) /* less than 512 MB */
|
|
|
|
#define CONFIG_SYS_OR1 ((~(CONFIG_SYS_GLOBAL_SDRAM_LIMIT-1) & \
|
|
ORxS_SDAM_MSK) |\
|
|
ORxS_BPD_4 |\
|
|
ORxS_ROWST_PBI1_A4 |\
|
|
ORxS_NUMR_13)
|
|
|
|
#define CONFIG_SYS_PSDMR (PSDMR_PBI |\
|
|
PSDMR_SDAM_A17_IS_A5 |\
|
|
PSDMR_BSMA_A13_A15 |\
|
|
PSDMR_SDA10_PBI1_A6 |\
|
|
PSDMR_RFRC_5_CLK |\
|
|
PSDMR_PRETOACT_2W |\
|
|
PSDMR_ACTTORW_2W |\
|
|
PSDMR_LDOTOPRE_1C |\
|
|
PSDMR_WRC_2C |\
|
|
PSDMR_CL_2)
|
|
|
|
#define CONFIG_KM_BOARD_EXTRA_ENV "bobcatreset=true\0"
|
|
|
|
/* include further common stuff for all keymile 82xx boards */
|
|
#include "km/km82xx-common.h"
|
|
|
|
/* bfticu address */
|
|
#define CONFIG_SYS_BFTICU_BASE 0x40000000
|
|
|
|
#endif /* __MGCOGE3NE */
|
|
|