upstream u-boot with additional patches for our devices/boards: https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ; Gbit ethernet patch for some LIME2 revisions ; with SPI flash support

You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

maxims@google.com 3b95902d47 aspeed: Add support for Clocks needed by MACs ... Add support for clocks needed by MACs to ast2500 clock driver. The clocks are D2-PLL, which is used by both MACs and PCLK_MAC1 and PCLK_MAC2 for MAC1 and MAC2 respectively. The rate of D2-PLL is hardcoded to 250MHz -- the value used in Aspeed SDK. It is not entirely clear from the datasheet how this clock is used by MACs, so not clear if the rate would ever need to be different. So, for now, hardcoding it is probably safer. The rate of PCLK_MAC{1,2} is chosen based on MAC speed selected through hardware strapping. So, the network driver would only need to enable these clocks, no need to configure the rate. Signed-off-by: Maxim Sloyko <maxims@google.com> Reviewed-by: Simon Glass <sjg@chromium.org>		8 years ago
..
clk	…
clock	aspeed: Add support for Clocks needed by MACs	8 years ago
comphy	…
dma	…
gpio	…
input	…
interrupt-controller	…
interrupt-router	…
mailbox	…
memory	stm32f7: sdram: correct sdram configuration as per micron sdram	8 years ago
mfd	…
mrc	…
net	…
phy	…
pinctrl	…
pmic	…
power	…
power-domain	…
pwm	…
regulator	…
reset	aspeed: Device Tree configuration for Reset Driver	8 years ago
sound	…
thermal	…
video	…