upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
44 lines
936 B
44 lines
936 B
/*
|
|
* From coreboot file of the same name
|
|
*
|
|
* Copyright (C) 2010 coresystems GmbH
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#ifndef __ASM_IOAPIC_H
|
|
#define __ASM_IOAPIC_H
|
|
|
|
#define IO_APIC_ADDR 0xfec00000
|
|
|
|
/* Direct addressed register */
|
|
#define IO_APIC_INDEX (IO_APIC_ADDR + 0x00)
|
|
#define IO_APIC_DATA (IO_APIC_ADDR + 0x10)
|
|
|
|
/* Indirect addressed register offset */
|
|
#define IO_APIC_ID 0x00
|
|
#define IO_APIC_VER 0x01
|
|
|
|
/**
|
|
* io_apic_read() - Read I/O APIC register
|
|
*
|
|
* This routine reads I/O APIC indirect addressed register.
|
|
*
|
|
* @reg: address of indirect addressed register
|
|
* @return: register value to read
|
|
*/
|
|
u32 io_apic_read(u32 reg);
|
|
|
|
/**
|
|
* io_apic_write() - Write I/O APIC register
|
|
*
|
|
* This routine writes I/O APIC indirect addressed register.
|
|
*
|
|
* @reg: address of indirect addressed register
|
|
* @val: register value to write
|
|
*/
|
|
void io_apic_write(u32 reg, u32 val);
|
|
|
|
void io_apic_set_id(int ioapic_id);
|
|
|
|
#endif
|
|
|