upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
66 lines
2.0 KiB
66 lines
2.0 KiB
/*
|
|
* (C) Copyright 2002
|
|
* Daniel Engström, Omicron Ceti AB, <daniel@omicron.se>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
/*
|
|
* Support for type PCI configuration cycles.
|
|
* based on pci_indirect.c
|
|
*/
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <pci.h>
|
|
|
|
#define cfg_read(val, addr, op) *val = op((int)(addr))
|
|
#define cfg_write(val, addr, op) op((val), (int)(addr))
|
|
|
|
#define TYPE1_PCI_OP(rw, size, type, op, mask) \
|
|
static int \
|
|
type1_##rw##_config_##size(struct pci_controller *hose, \
|
|
pci_dev_t dev, int offset, type val) \
|
|
{ \
|
|
outl(dev | (offset & 0xfc) | 0x80000000, (int)hose->cfg_addr); \
|
|
cfg_##rw(val, hose->cfg_data + (offset & mask), op); \
|
|
return 0; \
|
|
}
|
|
|
|
|
|
TYPE1_PCI_OP(read, byte, u8 *, inb, 3)
|
|
TYPE1_PCI_OP(read, word, u16 *, inw, 2)
|
|
TYPE1_PCI_OP(read, dword, u32 *, inl, 0)
|
|
|
|
TYPE1_PCI_OP(write, byte, u8, outb, 3)
|
|
TYPE1_PCI_OP(write, word, u16, outw, 2)
|
|
TYPE1_PCI_OP(write, dword, u32, outl, 0)
|
|
|
|
void pci_setup_type1(struct pci_controller* hose, u32 cfg_addr, u32 cfg_data)
|
|
{
|
|
pci_set_ops(hose,
|
|
type1_read_config_byte,
|
|
type1_read_config_word,
|
|
type1_read_config_dword,
|
|
type1_write_config_byte,
|
|
type1_write_config_word,
|
|
type1_write_config_dword);
|
|
|
|
hose->cfg_addr = (unsigned int *) cfg_addr;
|
|
hose->cfg_data = (unsigned char *) cfg_data;
|
|
}
|
|
|