stm32f1: spi: divide clock rate by 2 instead of 64
This commit is contained in:
parent
a53484051a
commit
63525ac93b
1 changed files with 1 additions and 1 deletions
|
@ -19,7 +19,7 @@ static void stm32f1_spi_init(void)
|
|||
{
|
||||
spi_reset(SPI1);
|
||||
spi_init_master(SPI1,
|
||||
SPI_CR1_BAUDRATE_FPCLK_DIV_64,
|
||||
SPI_CR1_BAUDRATE_FPCLK_DIV_2,
|
||||
SPI_CR1_CPOL_CLK_TO_0_WHEN_IDLE,
|
||||
SPI_CR1_CPHA_CLK_TRANSITION_1,
|
||||
SPI_CR1_DFF_8BIT,
|
||||
|
|
Loading…
Add table
Reference in a new issue