upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
22 lines
545 B
22 lines
545 B
10 years ago
|
/*
|
||
|
|
* USB 3.0 DRD Controller
|
||
|
|
*
|
||
|
|
* (C) Copyright 2012-2014
|
||
|
|
* Texas Instruments Incorporated, <www.ti.com>
|
||
|
|
*
|
||
|
|
* SPDX-License-Identifier: GPL-2.0+
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define USB3_PHY_REF_SSP_EN BIT(29)
|
||
|
|
#define USB3_PHY_OTG_VBUSVLDECTSEL BIT(16)
|
||
|
|
|
||
|
|
/* KEYSTONE2 XHCI PHY register structure */
|
||
|
|
struct keystone_xhci_phy {
|
||
|
|
unsigned int phy_utmi; /* ctl0 */
|
||
|
|
unsigned int phy_pipe; /* ctl1 */
|
||
|
|
unsigned int phy_param_ctrl_1; /* ctl2 */
|
||
|
|
unsigned int phy_param_ctrl_2; /* ctl3 */
|
||
|
|
unsigned int phy_clock; /* ctl4 */
|
||
|
|
unsigned int phy_pll; /* ctl5 */
|
||
|
|
};
|