upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
47 lines
991 B
47 lines
991 B
17 years ago
|
/*
|
||
|
* Copyright 2008 Freescale Semiconductor, Inc.
|
||
|
*
|
||
|
* This program is free software; you can redistribute it and/or
|
||
|
* modify it under the terms of the GNU General Public License
|
||
|
* Version 2 as published by the Free Software Foundation.
|
||
|
*/
|
||
|
|
||
|
#include <common.h>
|
||
|
|
||
|
#include <asm/fsl_ddr_sdram.h>
|
||
16 years ago
|
#include <asm/fsl_ddr_dimm_params.h>
|
||
17 years ago
|
|
||
16 years ago
|
void fsl_ddr_board_options(memctl_options_t *popts,
|
||
|
dimm_params_t *pdimm,
|
||
|
unsigned int ctrl_num)
|
||
17 years ago
|
{
|
||
|
/*
|
||
|
* Factors to consider for CPO:
|
||
|
* - frequency
|
||
|
* - ddr1 vs. ddr2
|
||
|
*/
|
||
|
popts->cpo_override = 0;
|
||
|
|
||
|
/*
|
||
|
* Factors to consider for write data delay:
|
||
|
* - number of DIMMs
|
||
|
*
|
||
|
* 1 = 1/4 clock delay
|
||
|
* 2 = 1/2 clock delay
|
||
|
* 3 = 3/4 clock delay
|
||
|
* 4 = 1 clock delay
|
||
|
* 5 = 5/4 clock delay
|
||
|
* 6 = 3/2 clock delay
|
||
|
*/
|
||
|
popts->write_data_delay = 3;
|
||
|
|
||
16 years ago
|
/* 2T timing enable */
|
||
|
popts->twoT_en = 1;
|
||
|
|
||
17 years ago
|
/*
|
||
|
* Factors to consider for half-strength driver enable:
|
||
|
* - number of DIMMs installed
|
||
|
*/
|
||
|
popts->half_strength_driver_enable = 0;
|
||
|
}
|