upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
123 lines
4.0 KiB
123 lines
4.0 KiB
18 years ago
|
/*
|
||
|
|
* (C) Copyright 2007
|
||
|
|
* Stefan Roese, DENX Software Engineering, sr@denx.de.
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
|
* MA 02111-1307 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _4xx_i2c_h_
|
||
|
|
#define _4xx_i2c_h_
|
||
|
|
|
||
|
|
#define IIC_OK 0
|
||
|
|
#define IIC_NOK 1
|
||
|
|
#define IIC_NOK_LA 2 /* Lost arbitration */
|
||
|
|
#define IIC_NOK_ICT 3 /* Incomplete transfer */
|
||
|
|
#define IIC_NOK_XFRA 4 /* Transfer aborted */
|
||
|
|
#define IIC_NOK_DATA 5 /* No data in buffer */
|
||
|
|
#define IIC_NOK_TOUT 6 /* Transfer timeout */
|
||
|
|
|
||
|
|
#define IIC_TIMEOUT 1 /* 1 second */
|
||
|
|
|
||
|
|
#if defined(CONFIG_I2C_MULTI_BUS)
|
||
|
|
#define I2C_BUS_OFFS (i2c_bus_num * 0x100)
|
||
|
|
#else
|
||
|
|
#define I2C_BUS_OFFS (0x000)
|
||
|
|
#endif /* CONFIG_I2C_MULTI_BUS */
|
||
|
|
|
||
|
|
#if defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
|
||
|
|
defined(CONFIG_440EPX) || defined(CONFIG_440GRX)
|
||
|
|
#define I2C_BASE_ADDR (CFG_PERIPHERAL_BASE + 0x00000700 + I2C_BUS_OFFS)
|
||
|
|
#elif defined(CONFIG_440)
|
||
|
|
/* all remaining 440 variants */
|
||
|
|
#define I2C_BASE_ADDR (CFG_PERIPHERAL_BASE + 0x00000400 + I2C_BUS_OFFS)
|
||
|
|
#else
|
||
|
|
/* all 405 variants */
|
||
|
|
#define I2C_BASE_ADDR (0xEF600500 + I2C_BUS_OFFS)
|
||
|
|
#endif
|
||
|
|
|
||
|
|
#define I2C_REGISTERS_BASE_ADDRESS I2C_BASE_ADDR
|
||
|
|
#define IIC_MDBUF (I2C_REGISTERS_BASE_ADDRESS+IICMDBUF)
|
||
|
|
#define IIC_SDBUF (I2C_REGISTERS_BASE_ADDRESS+IICSDBUF)
|
||
|
|
#define IIC_LMADR (I2C_REGISTERS_BASE_ADDRESS+IICLMADR)
|
||
|
|
#define IIC_HMADR (I2C_REGISTERS_BASE_ADDRESS+IICHMADR)
|
||
|
|
#define IIC_CNTL (I2C_REGISTERS_BASE_ADDRESS+IICCNTL)
|
||
|
|
#define IIC_MDCNTL (I2C_REGISTERS_BASE_ADDRESS+IICMDCNTL)
|
||
|
|
#define IIC_STS (I2C_REGISTERS_BASE_ADDRESS+IICSTS)
|
||
|
|
#define IIC_EXTSTS (I2C_REGISTERS_BASE_ADDRESS+IICEXTSTS)
|
||
|
|
#define IIC_LSADR (I2C_REGISTERS_BASE_ADDRESS+IICLSADR)
|
||
|
|
#define IIC_HSADR (I2C_REGISTERS_BASE_ADDRESS+IICHSADR)
|
||
|
|
#define IIC_CLKDIV (I2C_REGISTERS_BASE_ADDRESS+IICCLKDIV)
|
||
|
|
#define IIC_INTRMSK (I2C_REGISTERS_BASE_ADDRESS+IICINTRMSK)
|
||
|
|
#define IIC_XFRCNT (I2C_REGISTERS_BASE_ADDRESS+IICXFRCNT)
|
||
|
|
#define IIC_XTCNTLSS (I2C_REGISTERS_BASE_ADDRESS+IICXTCNTLSS)
|
||
|
|
#define IIC_DIRECTCNTL (I2C_REGISTERS_BASE_ADDRESS+IICDIRECTCNTL)
|
||
|
|
|
||
|
|
/* MDCNTL Register Bit definition */
|
||
|
|
#define IIC_MDCNTL_HSCL 0x01
|
||
|
|
#define IIC_MDCNTL_EUBS 0x02
|
||
|
|
#define IIC_MDCNTL_EINT 0x04
|
||
|
|
#define IIC_MDCNTL_ESM 0x08
|
||
|
|
#define IIC_MDCNTL_FSM 0x10
|
||
|
|
#define IIC_MDCNTL_EGC 0x20
|
||
|
|
#define IIC_MDCNTL_FMDB 0x40
|
||
|
|
#define IIC_MDCNTL_FSDB 0x80
|
||
|
|
|
||
|
|
/* CNTL Register Bit definition */
|
||
|
|
#define IIC_CNTL_PT 0x01
|
||
|
|
#define IIC_CNTL_READ 0x02
|
||
|
|
#define IIC_CNTL_CHT 0x04
|
||
|
|
#define IIC_CNTL_RPST 0x08
|
||
|
|
/* bit 2/3 for Transfer count*/
|
||
|
|
#define IIC_CNTL_AMD 0x40
|
||
|
|
#define IIC_CNTL_HMT 0x80
|
||
|
|
|
||
|
|
/* STS Register Bit definition */
|
||
|
|
#define IIC_STS_PT 0x01
|
||
|
|
#define IIC_STS_IRQA 0x02
|
||
|
|
#define IIC_STS_ERR 0x04
|
||
|
|
#define IIC_STS_SCMP 0x08
|
||
|
|
#define IIC_STS_MDBF 0x10
|
||
|
|
#define IIC_STS_MDBS 0x20
|
||
|
|
#define IIC_STS_SLPR 0x40
|
||
|
|
#define IIC_STS_SSS 0x80
|
||
|
|
|
||
|
|
/* EXTSTS Register Bit definition */
|
||
|
|
#define IIC_EXTSTS_XFRA 0x01
|
||
|
|
#define IIC_EXTSTS_ICT 0x02
|
||
|
|
#define IIC_EXTSTS_LA 0x04
|
||
|
|
|
||
|
|
/* XTCNTLSS Register Bit definition */
|
||
|
|
#define IIC_XTCNTLSS_SRST 0x01
|
||
|
|
#define IIC_XTCNTLSS_EPI 0x02
|
||
|
|
#define IIC_XTCNTLSS_SDBF 0x04
|
||
|
|
#define IIC_XTCNTLSS_SBDD 0x08
|
||
|
|
#define IIC_XTCNTLSS_SWS 0x10
|
||
|
|
#define IIC_XTCNTLSS_SWC 0x20
|
||
|
|
#define IIC_XTCNTLSS_SRS 0x40
|
||
|
|
#define IIC_XTCNTLSS_SRC 0x80
|
||
|
|
|
||
|
|
/* IICx_DIRECTCNTL register */
|
||
|
|
#define IIC_DIRCNTL_SDAC 0x08
|
||
|
|
#define IIC_DIRCNTL_SCC 0x04
|
||
|
|
#define IIC_DIRCNTL_MSDA 0x02
|
||
|
|
#define IIC_DIRCNTL_MSC 0x01
|
||
|
|
|
||
|
|
#define DIRCTNL_FREE(v) (((v) & 0x0f) == 0x0f)
|
||
|
|
#endif
|