upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
118 lines
3.3 KiB
118 lines
3.3 KiB
17 years ago
|
/*
|
||
|
|
* Power and Sleep Controller (PSC) functions.
|
||
|
|
*
|
||
|
|
* Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
|
||
|
|
* Copyright (C) 2008 Lyrtech <www.lyrtech.com>
|
||
|
|
* Copyright (C) 2004 Texas Instruments.
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or modify
|
||
|
|
* it under the terms of the GNU General Public License as published by
|
||
|
|
* the Free Software Foundation; either version 2 of the License, or
|
||
|
|
* (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <common.h>
|
||
|
|
#include <asm/arch/hardware.h>
|
||
|
|
|
||
|
|
/*
|
||
|
|
* The DM6446 includes two separate power domains: "Always On" and "DSP". The
|
||
|
|
* "Always On" power domain is always on when the chip is on. The "Always On"
|
||
|
|
* domain is powered by the VDD pins of the DM6446. The majority of the
|
||
|
|
* DM6446's modules lie within the "Always On" power domain. A separate
|
||
|
|
* domain called the "DSP" domain houses the C64x+ and VICP. The "DSP" domain
|
||
|
|
* is not always on. The "DSP" power domain is powered by the CVDDDSP pins of
|
||
|
|
* the DM6446.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* Works on Always On power domain only (no PD argument) */
|
||
|
|
void lpsc_on(unsigned int id)
|
||
|
|
{
|
||
|
|
dv_reg_p mdstat, mdctl;
|
||
|
|
|
||
|
|
if (id >= DAVINCI_LPSC_GEM)
|
||
|
|
return; /* Don't work on DSP Power Domain */
|
||
|
|
|
||
|
|
mdstat = REG_P(PSC_MDSTAT_BASE + (id * 4));
|
||
|
|
mdctl = REG_P(PSC_MDCTL_BASE + (id * 4));
|
||
|
|
|
||
|
|
while (REG(PSC_PTSTAT) & 0x01);
|
||
|
|
|
||
|
|
if ((*mdstat & 0x1f) == 0x03)
|
||
|
|
return; /* Already on and enabled */
|
||
|
|
|
||
|
|
*mdctl |= 0x03;
|
||
|
|
|
||
|
|
/* Special treatment for some modules as for sprue14 p.7.4.2 */
|
||
|
|
switch (id) {
|
||
|
|
case DAVINCI_LPSC_VPSSSLV:
|
||
|
|
case DAVINCI_LPSC_EMAC:
|
||
|
|
case DAVINCI_LPSC_EMAC_WRAPPER:
|
||
|
|
case DAVINCI_LPSC_MDIO:
|
||
|
|
case DAVINCI_LPSC_USB:
|
||
|
|
case DAVINCI_LPSC_ATA:
|
||
|
|
case DAVINCI_LPSC_VLYNQ:
|
||
|
|
case DAVINCI_LPSC_UHPI:
|
||
|
|
case DAVINCI_LPSC_DDR_EMIF:
|
||
|
|
case DAVINCI_LPSC_AEMIF:
|
||
|
|
case DAVINCI_LPSC_MMC_SD:
|
||
|
|
case DAVINCI_LPSC_MEMSTICK:
|
||
|
|
case DAVINCI_LPSC_McBSP:
|
||
|
|
case DAVINCI_LPSC_GPIO:
|
||
|
|
*mdctl |= 0x200;
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
|
||
|
|
REG(PSC_PTCMD) = 0x01;
|
||
|
|
|
||
|
|
while (REG(PSC_PTSTAT) & 0x03);
|
||
|
|
while ((*mdstat & 0x1f) != 0x03); /* Probably an overkill... */
|
||
|
|
}
|
||
|
|
|
||
|
|
/* If DSPLINK is used, we don't want U-Boot to power on the DSP. */
|
||
|
|
#if !defined(CFG_USE_DSPLINK)
|
||
|
|
void dsp_on(void)
|
||
|
|
{
|
||
|
|
int i;
|
||
|
|
|
||
|
|
if (REG(PSC_PDSTAT1) & 0x1f)
|
||
|
|
return; /* Already on */
|
||
|
|
|
||
|
|
REG(PSC_GBLCTL) |= 0x01;
|
||
|
|
REG(PSC_PDCTL1) |= 0x01;
|
||
|
|
REG(PSC_PDCTL1) &= ~0x100;
|
||
|
|
REG(PSC_MDCTL_BASE + (DAVINCI_LPSC_GEM * 4)) |= 0x03;
|
||
|
|
REG(PSC_MDCTL_BASE + (DAVINCI_LPSC_GEM * 4)) &= 0xfffffeff;
|
||
|
|
REG(PSC_MDCTL_BASE + (DAVINCI_LPSC_IMCOP * 4)) |= 0x03;
|
||
|
|
REG(PSC_MDCTL_BASE + (DAVINCI_LPSC_IMCOP * 4)) &= 0xfffffeff;
|
||
|
|
REG(PSC_PTCMD) = 0x02;
|
||
|
|
|
||
|
|
for (i = 0; i < 100; i++) {
|
||
|
|
if (REG(PSC_EPCPR) & 0x02)
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
|
||
|
|
REG(PSC_CHP_SHRTSW) = 0x01;
|
||
|
|
REG(PSC_PDCTL1) |= 0x100;
|
||
|
|
REG(PSC_EPCCR) = 0x02;
|
||
|
|
|
||
|
|
for (i = 0; i < 100; i++) {
|
||
|
|
if (!(REG(PSC_PTSTAT) & 0x02))
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
|
||
|
|
REG(PSC_GBLCTL) &= ~0x1f;
|
||
|
|
}
|
||
|
|
#endif /* CFG_USE_DSPLINK */
|