upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
25 lines
750 B
25 lines
750 B
7 years ago
|
MPC83xx SerDes controller devices
|
||
|
|
||
|
MPC83xx SoCs contain a built-in SerDes controller that determines which
|
||
|
protocols (SATA, PCI Express, SGMII, ...) are used on the system's serdes lines
|
||
|
and how the lines are configured.
|
||
|
|
||
|
Required properties:
|
||
|
- compatible: must be "fsl,mpc83xx-serdes"
|
||
|
- reg: must point to the serdes controller's register map
|
||
|
- proto: selects for which protocol the serdes lines are configured. One of
|
||
|
"sata", "pex", "pex-x2", "sgmii"
|
||
|
- serdes-clk: determines the frequency the serdes lines are configured for. One
|
||
|
of 100, 125, 150.
|
||
|
- vdd: determines whether 1.0V core VDD is used or not
|
||
|
|
||
|
Example:
|
||
|
|
||
|
SERDES: serdes@e3000 {
|
||
|
reg = <0xe3000 0x200>;
|
||
|
compatible = "fsl,mpc83xx-serdes";
|
||
|
proto = "pex";
|
||
|
serdes-clk = <100>;
|
||
|
vdd;
|
||
|
};
|