upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
65 lines
2.0 KiB
65 lines
2.0 KiB
9 years ago
|
#ifndef __ASM_ARCH_PXA3XX_NAND_H
|
||
|
|
#define __ASM_ARCH_PXA3XX_NAND_H
|
||
|
|
|
||
|
|
#include <linux/mtd/mtd.h>
|
||
|
|
#include <linux/mtd/partitions.h>
|
||
|
|
|
||
|
|
struct pxa3xx_nand_timing {
|
||
|
|
unsigned int tCH; /* Enable signal hold time */
|
||
|
|
unsigned int tCS; /* Enable signal setup time */
|
||
|
|
unsigned int tWH; /* ND_nWE high duration */
|
||
|
|
unsigned int tWP; /* ND_nWE pulse time */
|
||
|
|
unsigned int tRH; /* ND_nRE high duration */
|
||
|
|
unsigned int tRP; /* ND_nRE pulse width */
|
||
|
|
unsigned int tR; /* ND_nWE high to ND_nRE low for read */
|
||
|
|
unsigned int tWHR; /* ND_nWE high to ND_nRE low for status read */
|
||
|
|
unsigned int tAR; /* ND_ALE low to ND_nRE low delay */
|
||
|
|
};
|
||
|
|
|
||
|
|
struct pxa3xx_nand_flash {
|
||
|
|
uint32_t chip_id;
|
||
|
|
unsigned int flash_width; /* Width of Flash memory (DWIDTH_M) */
|
||
|
|
unsigned int dfc_width; /* Width of flash controller(DWIDTH_C) */
|
||
|
|
struct pxa3xx_nand_timing *timing; /* NAND Flash timing */
|
||
|
|
};
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Current pxa3xx_nand controller has two chip select which
|
||
|
|
* both be workable.
|
||
|
|
*
|
||
|
|
* Notice should be taken that:
|
||
|
|
* When you want to use this feature, you should not enable the
|
||
|
|
* keep configuration feature, for two chip select could be
|
||
|
|
* attached with different nand chip. The different page size
|
||
|
|
* and timing requirement make the keep configuration impossible.
|
||
|
|
*/
|
||
|
|
|
||
|
|
/* The max num of chip select current support */
|
||
|
|
#define NUM_CHIP_SELECT (2)
|
||
|
|
struct pxa3xx_nand_platform_data {
|
||
|
|
/* the data flash bus is shared between the Static Memory
|
||
|
|
* Controller and the Data Flash Controller, the arbiter
|
||
|
|
* controls the ownership of the bus
|
||
|
|
*/
|
||
|
|
int enable_arbiter;
|
||
|
|
|
||
|
|
/* allow platform code to keep OBM/bootloader defined NFC config */
|
||
|
|
int keep_config;
|
||
|
|
|
||
|
|
/* indicate how many chip selects will be used */
|
||
|
|
int num_cs;
|
||
|
|
|
||
|
|
/* use an flash-based bad block table */
|
||
|
|
bool flash_bbt;
|
||
|
|
|
||
|
|
/* requested ECC strength and ECC step size */
|
||
|
|
int ecc_strength, ecc_step_size;
|
||
|
|
|
||
|
|
const struct mtd_partition *parts[NUM_CHIP_SELECT];
|
||
|
|
unsigned int nr_parts[NUM_CHIP_SELECT];
|
||
|
|
|
||
|
|
const struct pxa3xx_nand_flash *flash;
|
||
|
|
size_t num_flash;
|
||
|
|
};
|
||
|
|
#endif /* __ASM_ARCH_PXA3XX_NAND_H */
|