upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
13 lines
515 B
13 lines
515 B
19 years ago
|
/*
|
||
|
|
* Configuration Registers for the MT48LC8M32B2 SDRAM on the MPC5200 platform
|
||
|
|
*/
|
||
|
|
|
||
|
|
#define SDRAM_DDR 0 /* is SDR */
|
||
|
|
|
||
|
|
/* Settings for XLB = 132 MHz */
|
||
|
|
|
||
19 years ago
|
#define SDRAM_MODE 0x008d0000 /* CL-3 BURST-8 -> Mode Register MBAR + 0x0100 */
|
||
|
|
#define SDRAM_CONTROL 0x504f0000 /* Control Register MBAR + 0x0104 */
|
||
|
|
#define SDRAM_CONFIG1 0xc2222900 /* Delays between commands -> Configuration Register 1 MBAR + 0x0108 */
|
||
|
|
#define SDRAM_CONFIG2 0x88c70000 /* Delays between commands -> Configuration Register 2 MBAR + 0x010C */
|