upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
96 lines
3.5 KiB
96 lines
3.5 KiB
13 years ago
|
/*
|
||
|
|
* (C) Copyright 2011
|
||
|
|
* eInfochips Ltd. <www.einfochips.com>
|
||
|
|
* Written-by: Ajay Bhargav <ajay.bhargav@einfochips.com>
|
||
|
|
*
|
||
|
|
* (C) Copyright 2010
|
||
|
|
* Marvell Semiconductor <www.marvell.com>
|
||
|
|
*
|
||
|
|
* See file CREDITS for list of people who contributed to this
|
||
|
|
* project.
|
||
|
|
*
|
||
|
|
* This program is free software; you can redistribute it and/or
|
||
|
|
* modify it under the terms of the GNU General Public License as
|
||
|
|
* published by the Free Software Foundation; either version 2 of
|
||
|
|
* the License, or (at your option) any later version.
|
||
|
|
*
|
||
|
|
* This program is distributed in the hope that it will be useful,
|
||
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
|
* GNU General Public License for more details.
|
||
|
|
*
|
||
|
|
* You should have received a copy of the GNU General Public License
|
||
|
|
* along with this program; if not, write to the Free Software
|
||
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
||
|
|
* MA 02110-1301 USA
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __ARMADA100_SPI_H_
|
||
|
|
#define __ARMADA100_SPI_H_
|
||
|
|
|
||
|
|
#include <asm/arch/armada100.h>
|
||
|
|
|
||
|
|
#define CAT_BASE_ADDR(x) ARMD1_SSP ## x ## _BASE
|
||
|
|
#define SSP_REG_BASE(x) CAT_BASE_ADDR(x)
|
||
|
|
|
||
|
|
/*
|
||
|
|
* SSP Serial Port Registers
|
||
|
|
* refer Appendix A.26
|
||
|
|
*/
|
||
|
|
struct ssp_reg {
|
||
|
|
u32 sscr0; /* SSP Control Register 0 - 0x000 */
|
||
|
|
u32 sscr1; /* SSP Control Register 1 - 0x004 */
|
||
|
|
u32 sssr; /* SSP Status Register - 0x008 */
|
||
|
|
u32 ssitr; /* SSP Interrupt Test Register - 0x00C */
|
||
|
|
u32 ssdr; /* SSP Data Register - 0x010 */
|
||
|
|
u32 pad1[5];
|
||
|
|
u32 ssto; /* SSP Timeout Register - 0x028 */
|
||
|
|
u32 sspsp; /* SSP Programmable Serial Protocol Register - 0x02C */
|
||
|
|
u32 sstsa; /* SSP TX Timeslot Active Register - 0x030 */
|
||
|
|
u32 ssrsa; /* SSP RX Timeslot Active Register - 0x034 */
|
||
|
|
u32 sstss; /* SSP Timeslot Status Register - 0x038 */
|
||
|
|
};
|
||
|
|
|
||
|
|
#define DEFAULT_WORD_LEN 8
|
||
|
|
#define SSP_FLUSH_NUM 0x2000
|
||
|
|
#define RX_THRESH_DEF 8
|
||
|
|
#define TX_THRESH_DEF 8
|
||
|
|
#define TIMEOUT_DEF 1000
|
||
|
|
|
||
|
|
#define SSCR1_RIE (1 << 0) /* Receive FIFO Interrupt Enable */
|
||
|
|
#define SSCR1_TIE (1 << 1) /* Transmit FIFO Interrupt Enable */
|
||
|
|
#define SSCR1_LBM (1 << 2) /* Loop-Back Mode */
|
||
|
|
#define SSCR1_SPO (1 << 3) /* Motorola SPI SSPSCLK polarity
|
||
|
|
setting */
|
||
|
|
#define SSCR1_SPH (1 << 4) /* Motorola SPI SSPSCLK phase setting */
|
||
|
|
#define SSCR1_MWDS (1 << 5) /* Microwire Transmit Data Size */
|
||
|
|
#define SSCR1_TFT 0x03c0 /* Transmit FIFO Threshold (mask) */
|
||
|
|
#define SSCR1_RFT 0x3c00 /* Receive FIFO Threshold (mask) */
|
||
|
|
|
||
|
|
#define SSCR1_TXTRESH(x) ((x - 1) << 6) /* level [1..16] */
|
||
|
|
#define SSCR1_RXTRESH(x) ((x - 1) << 10) /* level [1..16] */
|
||
|
|
#define SSCR1_TINTE (1 << 19) /* Receiver Time-out
|
||
|
|
Interrupt enable */
|
||
|
|
|
||
|
|
#define SSCR0_DSS 0x0f /* Data Size Select (mask) */
|
||
|
|
#define SSCR0_DATASIZE(x) (x - 1) /* Data Size Select [4..16] */
|
||
|
|
#define SSCR0_FRF 0x30 /* FRame Format (mask) */
|
||
|
|
#define SSCR0_MOTO (0x0 << 4) /* Motorola's Serial
|
||
|
|
Peripheral Interface */
|
||
|
|
#define SSCR0_TI (0x1 << 4) /* TI's Synchronous
|
||
|
|
Serial Protocol (SSP) */
|
||
|
|
#define SSCR0_NATIONAL (0x2 << 4) /* National Microwire */
|
||
|
|
#define SSCR0_ECS (1 << 6) /* External clock select */
|
||
|
|
#define SSCR0_SSE (1 << 7) /* Synchronous Serial Port
|
||
|
|
Enable */
|
||
|
|
|
||
|
|
#define SSSR_TNF (1 << 2) /* Transmit FIFO Not Full */
|
||
|
|
#define SSSR_RNE (1 << 3) /* Receive FIFO Not Empty */
|
||
|
|
#define SSSR_BSY (1 << 4) /* SSP Busy */
|
||
|
|
#define SSSR_TFS (1 << 5) /* Transmit FIFO Service Request */
|
||
|
|
#define SSSR_RFS (1 << 6) /* Receive FIFO Service Request */
|
||
|
|
#define SSSR_ROR (1 << 7) /* Receive FIFO Overrun */
|
||
|
|
#define SSSR_TINT (1 << 19) /* Receiver Time-out Interrupt */
|
||
|
|
|
||
|
|
#endif /* __ARMADA100_SPI_H_ */
|