u-boot/drivers/clk/exynos/clk-pll.h

/*
 * Exynos PLL helper functions for clock drivers.
 * Copyright (C) 2016 Samsung Electronics
 * Thomas Abraham <thomas.ab@samsung.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

unsigned long pll145x_get_rate(unsigned int *con1, unsigned long fin_freq);
clk: exynos: add clock driver for Exynos7420 Soc Add a clock driver for Exynos7420 SoC. There are about 25 clock controller blocks in Exynos7420 out of which support for topc, top0 and peric1 blocks are added in this initial version of the driver. Cc: Minkyu Kang <mk7.kang@samsung.com> Cc: Simon Glass <sjg@chromium.org> Signed-off-by: Thomas Abraham <thomas.ab@samsung.com> Reviewed-by: Simon Glass <sjg@chromium.org> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com> 9 years ago			`/*`
			`* Exynos PLL helper functions for clock drivers.`
			`* Copyright (C) 2016 Samsung Electronics`
			`* Thomas Abraham <thomas.ab@samsung.com>`
			`*`
			`* SPDX-License-Identifier: GPL-2.0+`
			`*/`

			`unsigned long pll145x_get_rate(unsigned int *con1, unsigned long fin_freq);`