upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
54 lines
1.6 KiB
54 lines
1.6 KiB
23 years ago
|
/*
|
||
|
* (C) Copyright 2002
|
||
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
||
|
*
|
||
|
* See file CREDITS for list of people who contributed to this
|
||
|
* project.
|
||
|
*
|
||
|
* This program is free software; you can redistribute it and/or
|
||
|
* modify it under the terms of the GNU General Public License as
|
||
|
* published by the Free Software Foundation; either version 2 of
|
||
|
* the License, or (at your option) any later version.
|
||
|
*
|
||
|
* This program is distributed in the hope that it will be useful,
|
||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
* GNU General Public License for more details.
|
||
|
*
|
||
|
* You should have received a copy of the GNU General Public License
|
||
|
* along with this program; if not, write to the Free Software
|
||
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
* MA 02111-1307 USA
|
||
|
*/
|
||
|
|
||
|
#include <common.h>
|
||
17 years ago
|
#include <asm/cache.h>
|
||
17 years ago
|
#include <watchdog.h>
|
||
22 years ago
|
|
||
16 years ago
|
void flush_cache(ulong start_addr, ulong size)
|
||
23 years ago
|
{
|
||
22 years ago
|
#ifndef CONFIG_5xx
|
||
16 years ago
|
ulong addr, start, end;
|
||
23 years ago
|
|
||
16 years ago
|
start = start_addr & ~(CONFIG_SYS_CACHELINE_SIZE - 1);
|
||
|
end = start_addr + size - 1;
|
||
23 years ago
|
|
||
16 years ago
|
for (addr = start; (addr <= end) && (addr >= start);
|
||
|
addr += CONFIG_SYS_CACHELINE_SIZE) {
|
||
16 years ago
|
asm volatile("dcbst 0,%0" : : "r" (addr) : "memory");
|
||
|
WATCHDOG_RESET();
|
||
23 years ago
|
}
|
||
16 years ago
|
/* wait for all dcbst to complete on bus */
|
||
|
asm volatile("sync" : : : "memory");
|
||
|
|
||
16 years ago
|
for (addr = start; (addr <= end) && (addr >= start);
|
||
|
addr += CONFIG_SYS_CACHELINE_SIZE) {
|
||
16 years ago
|
asm volatile("icbi 0,%0" : : "r" (addr) : "memory");
|
||
|
WATCHDOG_RESET();
|
||
|
}
|
||
|
asm volatile("sync" : : : "memory");
|
||
|
/* flush prefetch queue */
|
||
|
asm volatile("isync" : : : "memory");
|
||
22 years ago
|
#endif
|
||
23 years ago
|
}
|