upstream u-boot with additional patches for our devices/boards:
https://lists.denx.de/pipermail/u-boot/2017-March/282789.html (AXP crashes) ;
Gbit ethernet patch for some LIME2 revisions ;
with SPI flash support
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
73 lines
2.3 KiB
73 lines
2.3 KiB
17 years ago
|
/*
|
||
|
* Copyright (C) 1998 Dan Malek <dmalek@jlc.net>
|
||
|
* Copyright (C) 1999 Magnus Damm <kieraypc01.p.y.kie.era.ericsson.se>
|
||
|
* Copyright (C) 2000, 2001,2002 Wolfgang Denk <wd@denx.de>
|
||
16 years ago
|
* Copyright Freescale Semiconductor, Inc. 2004, 2006.
|
||
17 years ago
|
*
|
||
|
* See file CREDITS for list of people who contributed to this
|
||
|
* project.
|
||
|
*
|
||
|
* This program is free software; you can redistribute it and/or
|
||
|
* modify it under the terms of the GNU General Public License as
|
||
|
* published by the Free Software Foundation; either version 2 of
|
||
|
* the License, or (at your option) any later version.
|
||
|
*
|
||
|
* This program is distributed in the hope that it will be useful,
|
||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
* GNU General Public License for more details.
|
||
|
*
|
||
|
* You should have received a copy of the GNU General Public License
|
||
|
* along with this program; if not, write to the Free Software
|
||
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||
|
* MA 02111-1307 USA
|
||
|
*/
|
||
|
|
||
|
#include <config.h>
|
||
|
#include <ppc_asm.tmpl>
|
||
|
|
||
|
/*------------------------------------------------------------------------------- */
|
||
|
/* Function: ppcDcbf */
|
||
|
/* Description: Data Cache block flush */
|
||
|
/* Input: r3 = effective address */
|
||
|
/* Output: none. */
|
||
|
/*------------------------------------------------------------------------------- */
|
||
|
.globl ppcDcbf
|
||
|
ppcDcbf:
|
||
|
dcbf r0,r3
|
||
|
blr
|
||
|
|
||
|
/*------------------------------------------------------------------------------- */
|
||
|
/* Function: ppcDcbi */
|
||
|
/* Description: Data Cache block Invalidate */
|
||
|
/* Input: r3 = effective address */
|
||
|
/* Output: none. */
|
||
|
/*------------------------------------------------------------------------------- */
|
||
|
.globl ppcDcbi
|
||
|
ppcDcbi:
|
||
|
dcbi r0,r3
|
||
|
blr
|
||
|
|
||
|
/*--------------------------------------------------------------------------
|
||
|
* Function: ppcDcbz
|
||
|
* Description: Data Cache block zero.
|
||
|
* Input: r3 = effective address
|
||
|
* Output: none.
|
||
|
*-------------------------------------------------------------------------- */
|
||
|
|
||
|
.globl ppcDcbz
|
||
|
ppcDcbz:
|
||
|
dcbz r0,r3
|
||
|
blr
|
||
|
|
||
|
/*------------------------------------------------------------------------------- */
|
||
|
/* Function: ppcSync */
|
||
|
/* Description: Processor Synchronize */
|
||
|
/* Input: none. */
|
||
|
/* Output: none. */
|
||
|
/*------------------------------------------------------------------------------- */
|
||
|
.globl ppcSync
|
||
|
ppcSync:
|
||
|
sync
|
||
|
blr
|