|
|
|
@ -90,7 +90,7 @@ |
|
|
|
|
#define CONFIG_SYS_EBI_CSA_VAL 0x00000002 /* CS1=CONFIG_SYS_SDRAM */ |
|
|
|
|
#define CONFIG_SYS_SDRC_CR_VAL 0x2188c155 /* set up the CONFIG_SYS_SDRAM */ |
|
|
|
|
#define CONFIG_SYS_SDRAM CONFIG_SYS_SDRAM_BASE /* address of the SDRAM */ |
|
|
|
|
#define CONFIG_SYS_SDRAM1 CONFIG_SYS_SDRAM_BASE /* address of the SDRAM */ |
|
|
|
|
#define CONFIG_SYS_SDRAM1 (CONFIG_SYS_SDRAM_BASE+0x80) |
|
|
|
|
#define CONFIG_SYS_SDRAM_VAL 0x00000000 /* value written to CONFIG_SYS_SDRAM */ |
|
|
|
|
#define CONFIG_SYS_SDRC_MR_VAL 0x00000002 /* Precharge All */ |
|
|
|
|
#define CONFIG_SYS_SDRC_MR_VAL1 0x00000004 /* refresh */ |
|
|
|
|